


Synchronous Circuit Design, *Continued*

4- Design all logic in between FFs starting with the last level where $C_L = C_{in}$ of the FF:

Then we proceed to the next logic level where its load is C_{in} of the last logic level pulse any wiring capacitance...continued till we design the first logic level.



If the C_{in} of the first level is greater than the value we assumed as load for the FF then the circuit can not be designed to meet the required clock frequency ((either re-do the logic design to reduce the number of the logic levels, or do architectures changes such as pipelining to reduce to reduce the number of logic levels in between FFs.

- The general formula for calculating C_L for any Gate:


$$C_L = \sum C_{in} + \sum C_{wire}$$

Sum of all input capacitances of gates connected to the output + sum of all wires capacitance connected to the output.

- Try to re-use gates if C_L of the second gate is less than or equal to C_L of the already designed gate and the required delay is bigger than or equal to that of the designed gate.


Example:

Design the following circuit in CMOS to operate at 2GHz. Use the $1\mu m$ technology and assume that $T_{skew} = 50\ ps$ and $T_{jitter} = 20\ ps$.





Sol:

Try to combine groups (or clusters) of gates into single gates:



Then convert to CMOS (insert bubbles):






Total number of logic levels, including the FF = 2 + 4 = 6

$$T_{CK} = 1/2\text{GHz} = 500 \text{ ps}$$


$$\text{Delay per logic level} = \frac{T_{CK} - T_{skew} - T_{jitter}}{\text{total number of logic}}$$

$$= (500 - 50 - 20) / 6 \approx 71 \text{ ps}$$



$$\text{Required } T_{SU2} = 2 \times 71 = 142 \text{ ps} \quad \text{and required } T_{CK \rightarrow q1} = 2 \times 71 = 142 \text{ ps}$$

→ Start by designing the FF assuming 50 fF load:



SLAVE logic


$T_D = 71 \text{ ps}$

$W_{Peff} = 2 W_{Neff}$

$W_{Neff} = W_N$

$W_{Peff} = W_p/2$

→ $W_p = 4 W_N$



$R_N = T_D / C_L = 71\text{ps}/50\text{fF} = 1.4 \text{ K}\Omega = (V_{DD} - V_{tn}) / (2I_{Dsat}/\mu m * W_{Neff})$

$W_{Neff} = 4.2 / (2 * 500 * 10^6 * 1.4 * 10^3) = 2.8 \text{ }\mu\text{m} = W_N$


$W_p = 4 W_N = 11.2 \text{ }\mu\text{m}$

$C_{in} = 2\text{fF} * (2.8 + 11.2) = 28\text{fF}$

This is C_L for T_{G1} :

To design T_{G1} : Let $W_p = 2 W_N$

→ $R_N = R_p \rightarrow T_D = (R_N / 2) * C_L$



→ $R_N = 2 \times 71 / 28 \text{fF} \approx 5 \text{K}\Omega$

→ $W_N = 4.2 / (1000 \times 10^{-6} \times 5 \times 10^3) \approx 0.8 \text{ }\mu\text{m}$ → let $W_N = 1 \text{ }\mu\text{m}$ and $W_P = 2 \text{ }\mu\text{m}$

Then the MASTER logic

$W_{\text{Neff}} = W_N / 2$ $W_{\text{Peff}} = W_P$


Let $W_{\text{Neff}} = W_{\text{Peff}}$ → $W_P = W_N$

$R_N = T_D / C_L = 71 \text{ps} / 28 \text{fF} = 2.5 \text{K}\Omega$


→ $W_{\text{Neff}} = 4.2 / (1000 \times 10^{-6} \times 2.5 \times 10^3) \approx 1.6 \text{ }\mu\text{m}$

→ $W_N = 2 \times 1.6 = 3.2 = W_P$

$C_{\text{in}} = 2 \text{fF} \times 1 (3.2 + 3.2) = 12.8 \text{fF}$ →



This is also C_{in} of the FF



$R_N = \frac{2T_D}{C_{\text{in of the MASTER logic}}} = 142 \text{ps} / 12.8 \text{fF} \approx 11 \text{K}\Omega$

$W_N = 4.2 / (1000 \times 10^{-6} \times 11 \times 10^3) = 0.4 \text{ }\mu\text{m}$

→ Let $W_N = 1 \text{ }\mu\text{m}$ and $W_P = 2 \text{ }\mu\text{m}$

FF is Done, We do the logic next