

Synchronous Circuits Design Methodology, *Continued*

Step 2- Divide the clock period among all logic levels including those in the FFs:

$$T_{CK} \geq T_{CK \rightarrow q1} + T_D + T_{SU2} + T_{skew} + T_{jitter \text{ p-p}}$$


- Subtract T_{skew} and T_{jitter} first from $T_{CK} = T'CK$
- Calculate the total number of logic levels in the **WORST CASE** logic paths **BETWEEN** any 2 FFs = number of logic levels in longest logic path + 2 logic levels (in Slave) for $T_{CK \rightarrow q1}$ + 2 logic levels (Master) for T_{SU2}
- Divide $T'CK$ (clock period $T_{CK} - T_{skew} - T_{jitter}$) by the number of the logic levels.

→ This will give us the REQUIRED delay per logic level.



Example 1:

Convert the following to CMOS logic, and assign appropriate delays to each gate. Also find the required clock to Q and setup delays ($T_{CK \rightarrow q1}$, T_{SU}) The required clock frequency is 2GHz

Assume $T_{skew} = 50 \text{ ps}$ and $T_{jitter \text{ p-p}} = 20 \text{ ps}$



First perform logic transformation:



142 pS since only one logic level in this path so its delay can be set to TD

$$T'_{CK} = T_{CK} - T_{skew} - T_{jitter}$$

$$= 500 \text{ ps} - 50 \text{ ps} - 20 \text{ ps} = 430 \text{ ps}$$


$$\text{Total number of logic levels} = 4 + 2 = 6$$

$$\text{Delay per LEVEL} = 430/6 \approx 71 \text{ ps} \rightarrow T_{su2} = 142 \text{ ps}, T_{CK \rightarrow q1} = 142 \text{ ps}$$

If the FFs are already designed and the $T_{CK \rightarrow q1}$ and T_{SU2} are already known then $T_D = T_{CK} - T_{CK \rightarrow q1} - T_{SU2} - T_{skew} - T_{jitter}$. Then we divide T_D by the number of the logic levels in between the FFs to get the delay per logic level. We do not re-design the FFs

Step 3- Start Designing the FFs:


Assume a load capacitance (e.g. 50fF), then Design the slave logic with the assumed load



Once the slave logic is designed, we calculate its input capacitance
 $C_{in} = C_{ox} * L * (W_P + W_N)$


Example:

NOR Slave logic



This becomes the load capacitance for Master logic and TG1

→ Then Design TG1:




Let $W_P = 2 W_N \rightarrow R_P = R_N$

→ $R_{total} = R_N/2$ → $T_f = C_L * R_N/2$ → $R_N = 2 T_f / C_L$

→ Then calculate as $W_N = \frac{V_{DD} - V_{tn}}{2 I_{Dsat/um} * R_N}$

→ then calculate $W_P = 2 W_N$

→ Then Design the MASTER logic in the same way, followed by the design of TG2



→ Then Calculate C_{in} of the MASTER logic → this is C_{in} of the FF.