


- **Example 2:** Implemented in CMOS; a **Positive Edge-Triggered FF** with **Active Low Direct Set & Reset I/Ps**. (with **Reset** priority)

Sol:




Reminder: for FF with Direct Inputs, whatever this I/Ps do for the slave
 → its complement should be done to the Master.

- **Slave Logic:**

Q'	Set	Reset	Q
X	X	0	0
X	0	1	1
0	1	1	1
1	1	1	0

} Reset Active
 } Set Active
 } works as inverter

$$\begin{aligned}
 Q &= \text{Reset} \cdot \overline{\text{Set}} + \overline{Q'} \cdot \text{Set} \cdot \text{Reset} \\
 &= \text{Reset} (\overline{\text{Set}} + \overline{Q'} \cdot \text{Set}) \\
 &= \text{Reset} (\overline{\text{Set}} + \overline{Q'}) \\
 &= \overline{\overline{\text{Reset}} + \text{Set} \cdot Q'}
 \end{aligned}$$




- **Master Logic:**


D	Set	Reset	Q'
X	X	0	1
X	0	1	0
0	1	1	1
1	1	1	0

} Reset Active
 } Set Active
 } works as inverter



$$\begin{aligned}
 Q' &= \overline{\overline{\text{Reset}} + \overline{\text{D}} \cdot \text{Set}} \cdot \overline{\text{Reset}} \\
 &= \overline{\overline{\text{Reset}} + \overline{\text{D}} \cdot \text{Set}} \\
 &= \overline{\text{Reset}} \cdot (\text{D} + \overline{\text{Set}})
 \end{aligned}$$




○ The final solution:



○ The AOI 21



○ The OAI 21




FF Timing Parameters:

- when using **FF** in synchronous sequential circuit, there are **Three Timing Parameters** that we need to deal with:

1) Setup Time (T_{su}):

The minimum time before the active clock edge; where the data has to stabilize \rightarrow related to the delay through the **Master** logic.

- T_{su} violation could result in Metastability \rightarrow **Q** not being 0 or 1



2) Hold Time (T_{hold}):

The minimum time the data needs to be held constant after the active clock edge \rightarrow related to the delay between **CLK & CLK'** when both **Master & Slave** are enabled.

- T_{hold} violation may cause the new data to propagate to **Q** (2 changes in **Q** during one clock cycle) or **Metastability** to occur.

3) Clock to Q delay ($T_{ck \rightarrow Q}$):

This is the time it will take **Q** to change after the arrival of the active clock edge \rightarrow this time is related to the propagation delay of the **Slave** logic

