

CMOS Inverters

NMOS inverters suffered from 3 problems:


- 1) Reduced noise margin because :

$$V_{OL} > 0 \quad \& \quad V_{OH} < V_{DD} \quad \text{for (enhancement mode Load)}$$

- 2) Static power dissipation when the input is high
- 3) Unsymmetrical T_r & T_f ($T_r \gg T_f$) since we had to make $R_L \gg R_{eq}$ to get V_{OL} close to 0v

The CMOS inverters solved all of these problems


I/P	NMOS	PMOS	O/P
0v	Off	On	V_{DD}
V_{DD}	On	Off	0v



For NMOS to be ON $\rightarrow V_{GS} > V_{th}$

For PMOS to be ON $\rightarrow V_{SG} > V_{th}$

$I = 0$ (the 2 transistors are never on simultaneously \rightarrow Zero static power)



Static DC characteristic

Let us find V_{th_log} where $V_{out} = V_{DD}/2$ both transistors are in saturation

$$I_{SD_PMOS} = I_{DS_NMOS}$$

$$\cancel{1/2} \mu_p C_{ox} \cancel{\left(\frac{W_p}{L_{min}}\right)} (V_{DD} - V_{th_log} - |V_{tp}|)^2 = \cancel{1/2} \mu_n C_{ox} \cancel{\left(\frac{W_n}{L_{min}}\right)} (V_{th_log} - V_{th})^2$$

$$\sqrt{\frac{\mu_p W_p}{\mu_n W_n}} (V_{DD} - V_{th_log} - |V_{tp}|) = V_{th_log} - V_{th}$$

Assuming $V_{th} = |V_{tp}| \rightarrow$

$$V_{th_log} \left(1 + \sqrt{\frac{\mu_p W_p}{\mu_n W_n}}\right) = (V_{DD} - V_{th}) \left(\sqrt{\frac{\mu_p W_p}{\mu_n W_n}}\right) + V_{th} \rightarrow$$

$$V_{th_log} = \frac{(V_{DD} - V_{th}) \sqrt{\frac{\mu_p W_p}{\mu_n W_n}} + V_{th}}{1 + \sqrt{\frac{\mu_p W_p}{\mu_n W_n}}} = \frac{\sqrt{\frac{\mu_p W_p}{\mu_n W_n}} V_{DD} + V_{th} \left(1 + \sqrt{\frac{\mu_p W_p}{\mu_n W_n}}\right)}{1 + \sqrt{\frac{\mu_p W_p}{\mu_n W_n}}}$$

$$V_{th_log} = \frac{\sqrt{\frac{\mu_p W_p}{\mu_n W_n}} V_{DD} + V_{th} \frac{1 - \sqrt{\frac{\mu_p W_p}{\mu_n W_n}}}{1 + \sqrt{\frac{\mu_p W_p}{\mu_n W_n}}}}{1 + \sqrt{\frac{\mu_p W_p}{\mu_n W_n}}}$$

For maximum symmetrical noise margins

to make $V_{th_log} = V_{DD}/2$ We need to make $\sqrt{\frac{\mu_p W_p}{\mu_n W_n}} = 1$

i.e. $\mu_p W_p = \mu_n W_n \rightarrow$ we know for Si $\mu_n \approx 2 \mu_p$

we need to make $W_p = \frac{\mu_n}{\mu_p} W_n \rightarrow W_p = 2 W_n$

What is the relation between $V_{th\log}$ and $\frac{W_p}{W_n} \rightarrow V_{th\log}$ changes very slowly with

$$\frac{W_p}{W_n} \text{ since } V_{th\log} \approx \frac{1}{\sqrt{\frac{W_p}{W_n}}}$$


This means that noise margins are excellent and don't change much with the sizes of NMOS and PMOS

Delay of CMOS Inverters

$$T_{d\text{ave}} = \frac{1}{2} CL (R_n + R_p)$$

where $R_p = R_{eq}$ of PMOS

$R_n = R_{eq}$ of NMOS



$$R_p = \frac{1}{\frac{1}{2} \mu_p C_{ox} \left(\frac{W_p}{L_{min}} \right) (V_{DD} - V_{th})}$$

$$R_n = \frac{1}{\frac{1}{2} \mu_n C_{ox} \left(\frac{W_n}{L_{min}} \right) (V_{DD} - V_{th})}$$

The condition for symmetrical rise and fall delay is

$$T_r = T_f \rightarrow CL R_p = CL R_n$$

$$\rightarrow R_p = R_n \rightarrow \frac{1}{\frac{1}{2} \mu_p C_{ox} \left(\frac{W_p}{L_{min}} \right) (V_{DD} - V_{th})} = \frac{1}{\frac{1}{2} \mu_n C_{ox} \left(\frac{W_n}{L_{min}} \right) (V_{DD} - V_{th})}$$

$$\text{Assuming } V_{th} = |V_{tp}| \rightarrow \mu_p W_p = \mu_n W_n \rightarrow W_p = \frac{\mu_n}{\mu_p} W_n \rightarrow W_p = 2 W_n$$

The same conditions for equal noise margins!

Power dissipation

Static power = 0

Dynamic power $P_{\text{dyn ave}} = F_{\text{I/P}} C_L V_{\text{DD}}^2$

Ex1: design a CMOS inverter to operate at a maximum I/P frequency of 500 MHz at load capacitance of 100fF . use a 1 μm , 5v technology.

$I_{\text{Dsat NMOS}} = 500 \mu\text{A} / \mu\text{m}$. $V_{\text{th}} = |V_{\text{tp}}| = 0.8\text{v}$

Sol : for equal NMs & Tr & Tf delays

$\rightarrow W_p = 2 W_n$

$T_{\text{d ave}} = 1 / (2 F_{\text{I/P max}}) = 1 / 10^9 = 10^{-9} = 1 \text{ ns}$

$= \frac{1}{2} C_L (R_n + R_p)$

Since $W_p = \frac{\mu_n}{\mu_p} W_n \rightarrow W_p = 2 W_n \rightarrow R_n = R_p$

$T_{\text{D ave}} = C_L R_n = C_L R_p$

$R_n = 10^{-9} / C_L = 10^{-9} / (100 \times 10^{-15}) = 10\text{k}\Omega = (V_{\text{DD}} - V_{\text{th}}) / (2 I_{\text{Dsat}} W_n)$

$\rightarrow W_n = 4.2 / (1000 \times 10^{-6} \times 10^4) = 0.42 \mu\text{m}$

But we are using 1 μm technology \rightarrow hence we set $W_n = 1 \mu\text{m} \rightarrow W_p = 2 W_n = 2 \mu\text{m}$