


**COE360 – Assignment # 5 (out of 20)**  
**Dr. M. Elrabaa (042)**

In all the questions below, whenever is required assume the following:  
 a 1  $\mu\text{m}$  technology with  $V_{DD}=5\text{V}$ ,  $C_{ox}=2 \text{ fF}/\mu\text{m}^2$ ,  $\epsilon_{rox}=4$ ,  $\epsilon_{rSi}=12$ ,  $\epsilon_o=8.85\text{E}-14 \text{ F/cm}$ ,  $\mu_n=600 \text{ cm}^2/\text{S}\cdot\text{V}$ ,  $\mu_p=250 \text{ cm}^2/\text{S}\cdot\text{V}$ ,  $I_{Dsat_{nmos}}=500 \mu\text{A}/\mu\text{m}$ ,  $I_{Dsat_{pmos}}=200 \mu\text{A}/\mu\text{m}$ ,  $V_{tn}=|V_{tp}|=0.8 \text{ V}$ , and  $q=1.6\text{E}-19 \text{ C}$ .

**Q1) Implement the following function in CMOS using minimum number of transistors and show the symbolic layout:**

$$F = (A + \bar{B}) \cdot C + D \cdot E$$

**Q2) The circuit below is to operate at a clock frequency of 2 GHz (i.e. 0.5 nS cycle time). The D-FFs are to have the following parameters:**



1. Determine the required delay of the combinational logic (inside dotted box) for the 2 GHz operation.
2. Design the circuit (including the FFs) to achieve the required delay with minimum number of devices, minimum overall area, equal path delays (i.e. the delay from any input to the output is the same) and equal noise margins.

**Q2) Design a non-inverting (i.e. with even number of stages) CMOS buffer chain with an input capacitance of 35 fF to drive a load of 3.5 pF with minimum delay and equal noise margins and rise and fall delays.**