ABSTRACT

A SRAM includes an ECL input buffer connected to an address bus and a W-OR predecoder array. The logic output of the W-OR predecoder array is applied to a level translator array and level shifted. The level shifted output of the level translator array is supplied to a plurality of self-resetting word-line decoder and driver (WLDD) circuits. The WLDD circuits supply activation pulses to selected blocks of memory in a memory cell array. Sense amplifiers sense and latch the data stored in the activated selected blocks of memory. The design of the W-OR predecoder array, level translator array, WLDD circuits and sense amplifiers is such as to reduce the overall power consumption of the SRAM.
FIG. 3

<table>
<thead>
<tr>
<th>$A_i$</th>
<th>$A_{i+1}$</th>
<th>$A_i + A_{i+1}$</th>
<th>$A_i + \overline{A_{i+1}}$</th>
<th>$\overline{A_i} + A_{i+1}$</th>
<th>$\overline{A_i} + \overline{A_{i+1}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
</tbody>
</table>

$L=$ LOW  $H=$ HIGH

FIG. 4
\[
I_{se} R_2 = \frac{1}{2} I_{ss} R_1
\]

\[
I_{se} R_2 = \frac{1}{2} \frac{R_1}{R_2} I_{ss}
\text{ or } R_2 = \frac{1}{2} \frac{I_{ss}}{I_{se}} R_1
\]

\[a = \frac{I_{ss}}{V_{DD}}\]

**FIG. 8**

![Diagram of a circuit with components labeled](image)

**FIG. 9A**

![Graph showing voltage over time](image)
FIG. 12

@ 100 MHz
Td = 600 pS
LOW-POWER BICMOS/ECL SRAM

FIELD OF THE INVENTION

The present invention relates to static random access memory (SRAM) and in particular to a low-power BICMOS/ECL SRAM and novel circuits for use therein.

BACKGROUND OF THE INVENTION

One of the most successful applications of BICMOS technology has been in the design of static random access memories (SRAMs). By combining the high-density and lower power dissipation of CMOS technology with the extremely fast speed of bipolar emitter coupled logic (ECL) techniques, BICMOS/ECL SRAMs have achieved speeds very close to those of bipolar SRAMs at power levels close to those of CMOS SRAMs. In the past, BICMOS/ECL SRAMs were usually designed to operate at a maximum power level allowed by still or forced-air cooled plastic packages, typically in the range of 600 to 1000 milliwatts for maximum speed. With each new generation of BICMOS/ECL SRAM, the speed of the BICMOS/ECL SRAM was enhanced by scaling the technology and/or using novel circuit techniques and architectures, while keeping the power consumption at a relatively constant level.

Although the speed of BICMOS/ECL SRAMs increased steadily with each new generation while maintaining the power consumption basically constant, a problem existed in that less power was allocated to the ECL inputs and outputs (I/Os) which increased by 2 with each new generation. Hence, the speed advantage of the ECL I/Os decreased with each new generation. Coupled with the fact that it is highly difficult to implement automatic address transition detection (ADT) techniques with ECL address inputs in order to reduce power consumption, the development of 16-megabyte ("16-M") BICMOS/ECL SRAMs has been hindered.

Typically, the input buffers, predecoders and level translators consume 40 to 60 percent of a BICMOS/ECL SRAM's total power. Hence, any reduction in the power consumption of these circuits will amount to a considerable savings in the overall power consumption of the BICMOS/ECL SRAM.

Another source of power consumption in BICMOS/ECL SRAMs is a result of the DC power drawn by the memory cell array during memory access. All of the columns in a selected memory block of the memory cell array consume DC power as long as one of the word lines (WL) of the selected memory block is activated. Techniques such as array division, divided word-line (DWL) and hierarchical word decoding (HIWD) which are used to reduce decoding delay, also reduce the block size of the memory blocks and hence, DC currents drawn by then when activated. However, there is a limit to the amount of array division that can be done due to area and delay constraints.

For a 16 Mb SRAM that is divided into 64 memory blocks, the number of columns per memory block is 256. This number is sufficiently large to result in a significant DC current being drawn during memory block activation. If each column in the activated memory block draws a 200 mA current, the total active memory block current would be more than 50 mA. Hence, the DC power consumed by the activated memory block is about 15 to 25 percent of the total active power consumption of the BICMOS/ECL SRAM.

A scheme to reduce word-line activation time of a 0.5 Mb 3.8-ns Access 512 kb CMOS ECL SRAM with a Pipelined Architecture" authored by T. Chappell et al. and published in the IEEE Journal of Solid-State Circuits, Vol. 26 at pages 1577 to 1585, 1991. The architecture disclosed in this article is intended to reduce the cycle time and pipeline the memory access operation. It utilizes self-resetting blocks for clock generation and global XNOR-decoder lines. The architecture requires a very tight timing control over the self-resetting blocks to ensure correct operation of the SRAM. For a 16 Mb SRAM, this is more difficult to achieve and would require the output pulse of the self-resetting blocks to be made long enough to ensure proper operation. However, by increasing the length of the output pulse, power consumption increases. Also, the capacitance on the global decoder lines due to the pulsing of the decoder lines would on average increase the dynamic power dissipation of the SRAM. Accordingly, alternative architectures to reduce SRAM power consumption are continually being sought.

It is therefore an object of the present invention to provide a novel BICMOS/ECL SRAM and novel circuits for use therein.

SUMMARY OF THE INVENTION

According to one aspect of the present invention there is provided a front-end for a static random access memory having a memory cell array for storing data comprising:

an ECL input buffer receiving address values from an address bus representing memory cell locations in said memory cell array and outputting said address values and complements thereof;

a W-OR predecoder and level translator array connected to said ECL input buffer and receiving said address values and address value complements, said W-OR predecoder and level translator array generating logic OR output values in response to input from said ECL input buffer at MOS signal levels, the level translators in said array being in the form of single source followers connected directly to W-OR predecoders; and

self-resetting row decoder and driver circuits responsive to said logic OR output values for generating logic word line output pulses to said memory cell array to activate selected memory cells of said memory cell array corresponding to said address values.

According to another aspect of the present invention there is provided a W-OR predecoder and level translation circuit for the front-end of a static random access memory comprising:

a W-OR predecoder receiving address inputs from an ECL input buffer and generating logic output in response thereto; and

a level translator in the form of a single source follower responsive to said W-OR predecoder for level shifting the logic output of said W-OR predecoder.

According to still yet another aspect of the present invention there is provided a row decoder and driver circuit for a static random access memory comprising:

a logic gate responsive to memory block select and word select inputs and generating logic output on an output node in accordance with inputs thereto;

a driver responsive to said memory block select and word select inputs and supplying input to said logic gate; and

reset means responsive to a logic high condition on said output node for returning said output node to a logic low condition after a predetermined duration.
According to yet another aspect of the present invention there is provided a sense amplifier to sense the state of a memory cell in a memory cell array forming a part of a static random access memory comprising:

an emitter-follower input stage receiving input from complementary bit lines connected to an activated memory cell to be sensed;

an ECL amplifier responsive to said emitter-follower input stage and to memory cell activation signals, said ECL amplifier having latched outputs and generating output signals $V_1$ and $V_2$, thereon representing the sensed state of said memory cell and the complement thereof.

According to yet another aspect of the present invention there is provided a static random access memory comprising:

a memory cell array for storing data;

an ECL input buffer receiving address values from an address bus representing memory cell locations in said memory cell array and outputting said address values and complements thereof;

a W-OR predecessor and level translator array connected to said ECL input buffer and receiving said address values and address value complements, said W-OR predecessor and level translator array generating logic OR output values in response to input from said ECL input buffer at MOS signal levels, each W-OR predecessor and level translator in said array including a W-OR predecessor receiving address inputs from said ECL input buffer and generating logic OR output values in response thereto; and a level translator in the form of a single source follower responsive to said W-OR predecessor for level shifting the logic output of said W-OR predecessor.

self-resetting row decoder and driver circuits responsive to said logic OR output for generating logic word line output pulses to said memory cell array to activate selected cells of said memory cell array corresponding to said address values received by said ECL input buffer;

an unlocked latched ECL sense amplifier array connected to bit cells extending to said memory cell array for sensing the data value of memory cells of said memory cell array activated by said word line output pulses;

column decoder and driver circuits responsive to said logic OR output values to activate the sense amplifiers connected to the selected memory cells; and

an output buffer for storing the sensed data values of said selected memory cells.

According to yet another aspect of the present invention there is provided a static random access memory comprising:

a memory cell array for storing data;

an ECL input buffer receiving address values from an address bus representing memory cell locations in said memory cell array and outputting said address values and complements thereof;

a W-OR predecessor and level translator array connected to said ECL input buffer and receiving said address values and address value complements, said W-OR predecessor and level translator array generating logic OR output values in response to input from said ECL input buffer at MOS signal levels;

self-resetting row decoder and driver circuits responsive to said logic OR output for generating logic word line output pulses to said memory cell array to activate selected cells of said memory cell array corresponding to said address values received by said ECL input buffer, each row decoder and driver circuit of said array including a logic gate responsive to memory block select and word select inputs from said W-OR predecessor and level translator array and generating said logic word line output pulses in response thereto; a driver responsive to said memory block select and word select inputs and supply input to said logic gate; and reset means responsive to a logic high word line output pulse and returning the output of said row decoder and driver circuit to a logic low condition after a pre-determined duration;

a sense amplifier array connected to bit cells extending to said memory cell array for sensing the data value of memory cells of said memory cell array activated by said word line output pulses, each sense amplifier including an emitter-follower input stage receiving input from complementary bit lines connected to an activated memory cell to be sensed; and an ECL amplifier responsive to said emitter-follower input stage and to memory cell activation signals, said ECL amplifier having latched outputs and generating output signals $V_1$ and $V_2$, thereon representing the sensed state of said memory cell and the complement thereof;

column decoder and driver circuits responsive to said logic OR output values and generating said activation signals to activate the sense amplifiers connected to the selected memory cells; and

an output buffer for storing the sensed data values of said selected memory cells.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the present invention will now be described more fully with reference to the accompanying drawings in which:

FIG. 1 is a schematic of a BiCMOS/ECL SRAM in accordance with the present invention;

FIG. 2 is a schematic of a portion of the SRAM shown in FIG. 1;

FIG. 3 is a circuit diagram of an embodiment of a W-OR predecessor and level translator forming part of the SRAM shown in FIG. 1;

FIG. 4 is a logic table of the output of the W-OR predecessor and level translator shown in FIG. 3;

FIG. 5 is a schematic diagram of an embodiment of a word-line decoder and driver circuit forming part of the SRAM shown in FIG. 1;

FIG. 6 is a circuit diagram of the word-line decoder and driver circuit shown in FIG. 5;

FIGS. 7a and 7b are graphs showing performance characteristics of the word-line decoder and driver circuit shown in FIGS. 5 and 6;

FIG. 8 is a circuit diagram of an ECL sense amplifier forming part of the SRAM shown in FIG. 1;

FIGS. 9a, 9b and 9c are graphs showing performance characteristics of the ECL sense amplifier shown in FIG. 8;

FIG. 10 is a circuit diagram of a prior art W-OR predecessor and level translator;

FIG. 11 is a circuit diagram of another embodiment of a W-OR predecessor and level translator; and

FIG. 12 is a graph showing performance characteristics of the W-OR predecessor and level translators shown in FIGS. 3, 10 and 11.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to FIG. 1, a BiCMOS/ECL static random access memory (SRAM) is shown and is generally indicated...
by reference numeral 14. SRAM 14 includes an emitter coupled logic (ECL) address input buffer 16 receiving address inputs \( A_1, A_2, \ldots, A_n \) from an address bus 18. The ECL input buffer 16 in turn outputs each address value \( A_i \) received from the address bus 18 together with its complement \( \bar{A}_i \). Receiving the output of the ECL input buffer 16 is address conditioning circuitry 20. Circuitry 20 provides input to a row decoder and driver 22 as well as to a column decoder and driver 24. Word-lines (WLs) extend from the row decoder and driver 22 and lead to a memory cell array 26. Bit-lines extend from the memory cell array 26 and lead to a bit line precharge circuit 28 as well as to a sense amplifier array and write circuitry 30. Each cell 26a in the memory cell array 26 is connected to one of the word lines and to corresponding bit lines 26b and 26c respectively. The sense amplifier array and write circuitry 30 is connected to the column decoder and driver 24 as well as to an ECL output buffer 32 by way of an amplifier 34. The ECL output buffer 32 is also connected to a data bus 36. Data input buffer 37 is also connected to the data bus 36 as well as to the sense amplifier array and write circuitry 30 by way of a level converter 38. A control and bias generator 29 is included in the SRAM 14 to control whether data is to be read from or written to the memory cell array 26.

FIG. 2 better illustrates the address conditioning circuitry 20 and the row decoder and driver 22. As can be seen, address conditioning circuitry 20 includes an ECL word-OR (W-OR) predecoder array 40 connected to the ECL input buffer 16 as well as to a level translator array 42. The level translator array 42 provides block select and word select line inputs to self-resetting word-line decoder and driver (WDDL) circuits 44 (best seen in FIGS. 5 and 6) controlling the row decoder and driver 22. The output of the WDDL circuits 44 is applied to the word-lines WL, leading to the memory cell array 26. The level translator array 42 also provides input to the column decoder and driver 24.

In operation, when it is desired to read data from the memory cell array 26 and an address is received by the ECL input buffer 16, the address information is predecoded and translated before being supplied to the row and column decoder and drivers 22 and 24 respectively. The row decoder and driver uses the address information to select the addressed memory cells 26a corresponding to the received address information. The column decoder and driver 24 uses the address information to activate the sense amplifiers associated with the selected memory cells 26a so that the sense amplifiers can sense the state of the memory cells. The sense amplifiers in turn supply output representing the sensed state of the activation memory cells in the ECL output buffer 32 via amplifier 34.

When it is desired to write data to the memory cell array 26 and an address is received by the ECL input buffer 16, a similar process is carried out with the exception that the column decoder and driver 24 activates the write circuitry associated with the selected memory cells 26a. The write circuitry receives data to be written to the memory cells 26a via input buffer 37 and level converter 38 and writes the data to the selected memory cells.

The general operation of SRAM 14 is conventional. However, the design of the SRAM 14 is such to reduce power consumption while maintaining memory cell access speed. In order to reduce power consumption novel circuitry in the W-OR predecoder, level translator and sense amplifier arrays as well as in the WDDL circuits controlling the row decoder and driver 22 has been designed and will now be described.

Referring now to FIG. 3, an embodiment of a W-OR predecoder 50 and level translator 52 forming part of the arrays 40 and 42 respectively is shown. As can be seen, W-OR predecoder 50 includes a pair of transistors 56 and 58. The collectors of the transistors 56 and 58 are coupled and lead to a positive voltage source \( V_T \). The base of transistor 58 is connected to the bit \( A_1 \) output of the ECL input buffer 16 and the base of transistor 56 is connected to the bit \( A_1 \) output of the ECL input buffer 16. The emitters of the transistors 56 and 58 are also coupled and lead to the anode of a diode 60. The cathode of the diode 60 is connected to ground \( V_S \) through a resistor 62. The diode 60 and resistor 62 form the pull-down circuitry of the W-OR predecoder 50. The W-OR predecoder 50 also includes logic output line 64 and two drive lines 66 and 68 respectively.

The level translator 52 is in the form of a single source follower and since it directly follows the W-OR predecoder 50, no problems arise as a result of using the two drive lines 64 and 66 respectively. Specifically, the level translator 52 includes a PMOS field effect transistor (FET) 70, an NMOs FET 72, an inverter 74 and a capacitor 76. FET 70 has its drain connected to output line 64 and its gate connected to the drive line 64. The source of FET 70 is connected to the inverter 74 as well as to the drain of FET 73. FET 72 has its gate connected to the drive line 68 and its source connected to ground \( V_S \). The capacitor 76 has one terminal connected between the inverter 74 and the output node \( V_T \) of the level translator 52 and another terminal connected to ground \( V_S \).

The level translator 52 ensures that the outputs of the W-OR predecoder 50 are at CMOS levels. The inverter 74 ensures full-signal restoration and functions as a pre-driver for the following word-line decoder and driver circuit 44.

In operation, when the inputs \( A_1 \) and \( A_1 \) are both low, the two transistors 56 and 58 respectively are off and the potential on output line 64 is high and equal to the voltage source \( V_T \). The potential on drive lines 66 and 68 is low turning FET 70 on and FET 72 off. Thus, the high potential on output line 64 is applied to inverter 74 through FET 70 resulting in a logic low output on output node \( V_T \).

When either one or both inputs \( A_1 \) and \( A_1 \) is high, one or both of the transistors 56 and 58 is on. This results in the drive line 66 becoming coupled to the voltage source \( V_T \) through one or both of the transistors placing a high potential on the drive line 66. This causes FET 70 to turn off. When one or both of the transistors 56 and 58 is on, drive line 68 also becomes coupled to the voltage source \( V_T \) through one or both of the transistors as well as through diode 60. This causes FET 72 to turn on. Therefore, the inverter 74 becomes coupled to ground through FET 72 resulting in a logic high output on output node \( V_T \).

The logic output on output node \( V_T \) is supplied to either a block select line or word select line input of one of the WDDL circuits 44. Therefore, depending on the logic value inputs \( A_1 \) and \( A_1 \) to the various W-OR predecoders 50 in the array 40, different logic values are supplied to the various block select line and word select line inputs to the WDDL circuits 44. This allows selected blocks of the memory cell array 28 to be activated.

FIG. 4 shows the output of the W-OR predecoder 50 and level translator 52 under column \( A_1 \) \( A_1 \), for the various values of logic inputs \( A_1 \) and \( A_1 \). Since the ECL input buffer 16 generates two address outputs \( A_1 \) and \( A_1 \) for each address input \( A_1 \), four W-OR predecoders 50 and level translators 63 of the type shown in FIG. 3 are necessary to generate the logic outputs under the four columns of the table illustrated in FIG. 4.

Because the diode 60 level shifts the input signal to the FET 72 when the FET is turned on and because the level
translator S2 is in the form of a single source follower, the W-OR predececor S9 and level translator S2 consume less power than conventional W-OR predecodors S80 and level translators S82 such as those shown in FIG. 10. As can be seen, the conventional W-OR predececor S9 of the translator S20 is in the form of a source follower having an NMOS current mirror load.

Referring now to FIG. 5, one of the word-line decoder and driver (WLDD) circuits 44 forming part of the row decoder and driver 22 in accordance with the present invention is shown. The WLDD circuit 44 includes a NAND gate 50 having memory block select line B3 and word select line W3 inputs. The output of NAND gate 50 leads to an inverter 52 which provides the output of WLDD circuit 44. A feedback path 94 from the input to the output of the NMOS FET 96 forming part of a circuit which is in turn connected to a BIMOS driver 98. The drive input leads to the gates of block select line 93 and word select line W3 inputs and supplies its output to NAND gate 50.

The equivalent circuit diagram of WLDD circuit 44 is shown as FIG. 6. As can be seen, NAND gate gate 50 includes PMOS FETS 200, 210 and 216, NMOS FETS 202, 204 and 214 as well as an Inverter 217. Inverter 52 includes PMOS FET 220, NMOS FET 224 and 226 as well as a transistor 222. The specific arrangement of the components forming the WLDD circuit will now be described. In particular, PMOS FET 200 has its drain connected to the positive voltage source VDD, its gate connected to block select line B3, and its source connected to the drain of NMOS FET 202. The base of FET 202 is connected to a word select line W3 and the source of FET 202 is connected to the drain of NMOS FET 204. The base of FET 204 is connected to the block select line B3, while the source of FET 204 is connected to ground.

A line 206 is connected between the source of FET 200 and the drain of FET 202. Also connected to the line 206 is the source of PMOS FET 210. The base of FET 210 is connected to source select line W3, and the drain of FET 210 is connected to the voltage source VDD. The line 206 also leads to the drain of NMOS FET 214 which has its base connected to the BIMOS driver 98 and to the base of PMOS FET 216. The source of FET 214 is connected to the source of FET 216. The drain of FET 216 is connected to the voltage source VDD.

PMOS FET 220 has its base connected to the source of FET 224. The drain of FET 224 is connected to the voltage source VDD, and to the collector of transistor 222. The source of FET 220 is connected to the base of transistor 222 and to the drain of NMOS FET 224. The source of FET 224 leads to ground while the gate of FET 224 is connected to the output of the inverter 217. The output of the inverter 217 is also connected to the gate of NMOS FET 226. The source of FET 226 is connected to ground while the drain of FET 226 is connected to the emitter of transistor 222.

A capacitor 228 is coupled between the drain of FET 226 and ground. The gate of FET 96 is coupled between the drain of FET 226 and the emitter of transistor 222. The source of FET 96 is connected to the drains of FET 214 and 216 and to the sources of PMOS FET 232 and 234 respectively forming the BIMOS driver 98. The drains of FETs 214 and 216 are coupled and lead to the voltage source VDD. The gate of FET 220 is connected to the block select line B3 and the gate of FET 234 is connected to the word select line W3.

FETs 200, 210, 223, 234 and 236 and the inverter 217 are designed to have close to minimum widths, since it has been found that they do not have to be large for proper operation of the WLDD circuit 44. Also, FETs 220 and transistor 222 are merged to form a BIMOS device. These devices have been found to achieve fast full swing operation when turned on and then off during output pull-up transition.

In operation, when one or both of the inputs to the block select and word select lines B3 and W3 respectively, are low FETs 200, 210, 223, 234 and 226 are turned on and FETs 202 and 224 remain off. With FETs 234 and 226 turned on, a logic high input is supplied to the gate of FET 214 turning it on. A logic high input is in turn applied to the gate of FET 216 turning it on as well as to the input terminal of inverter 217. Inverter 217 in turn supplies a logic high to the gates of FETs 222 and 226 keeping them off. With FET 224 on, the gate of FET 220 is coupled to the voltage source VDD through one or both of FETs 210 and 216 turning it off. The voltage on the gate of FET 220 is grounded by the drain connected to the gates of block select line B3 and word select line W3 inputs, as well as the gate of FET 202 keeping it off.

When the inputs on both the block select and word select lines B3 and W3 become high as a result of output received from associated W-OR predececor and level translators, the gate of FET 220 is discharged through the FETs 214, 224, 226 and 234 and the gate of FET 220 turns on. As a result, the base of transistor 222 begins charging until the transistor 222 turns on, thereby charging the output node W3L or the WLDD circuit 44.

When the output voltage on node W3L0 reaches a threshold value, the feedback FET 96 turns on and discharges the gates of FETs 214 and 216. This causes FET 214 to turn off and FET 216 to turn on. With FET 216 on, the gate of FET 210 becomes coupled to the voltage source VDD through FET 214. Thus, FET 217 supplies a logic high to FET 226 turning it on so that the voltage on output node W3L is discharged to ground bringing the output node low once again. Inverter 217 supplies a logic low to the gate of transistor 222 turning it off so that the voltage on output node W3L is discharged to ground and thereby turning transistor 222 off.

By controlling the sizes of the FETs 96 and the inverter 217, the width of the output current appearing on output node W3L can be controlled. FIG. 7 shows the output of the WLDD circuit 44 in accordance with the present invention for a number of widths of FETs 96 and inverter 217. As the FIG. 7 shows, when the inputs on the block select and word select lines B3 and W3 respectively are high, the WLDD circuit 44 produces a pulse with a finite width that is a function of the feedback speed. As the feedback speed increases, the pulse width becomes smaller. It can also be seen that there is a slight loss of output swing when the feedback speed is made very fast although this loss in swing is insignificant for a pulse width of 600 ph.

The WLDD circuit 44 was compared to a conventional BIMOS WLDD circuit made up of two-input Y3, Y4 NAND gate followed by a BIMOS driver. Both circuits were designed to have equal input capacitances and area. FIG. 7 shows the rise delays (from 50 percent of the input to 90 percent of the rising output of both circuits). As can be seen, the delays of the WLDD circuit 44 is slightly less than that of the conventional circuit.

Although the speed improvement of the WLDD circuit is not large compared to the conventional circuit, the...
WLDD circuit 44 significantly increases power savings due to the fact that it generates shorter duration output pulses as compared with conventional circuits. Since the WLDD circuit 44 can be configured to generate an output pulse having a pulse width of 0.6 nS, if a word line is activated by such a pulse (compared to a 5 nS pulse generated by a conventional WLDD circuit), the power consumed by the selected block of memory cells in memory cell array 28 is reduced by more than 8 times.

Refering now to FIG. 8, an unclocked latched-ECI sense amplifier forming part of sense amplifier array 30 is shown and is generally indicated by reference numeral 300. The amplifier 300 includes an emitter-follower input stage 302 followed by an ECL amplifier 304 with latched outputs.

The emitter-follower input stage includes a pair of transistors 310 and 312 having their collectors coupled to a positive power source 314. The base of transistor 310 receives input from a bit line 316 while the base of transistor 312 receives input from a complement bit line 318. The bit line 316 and 318 are pre-charged to voltage VDD by the bit line precharge circuit 328. The emitter of transistor 310 is connected to the ECL amplifier 304 via a resistor 314 as well as to the drain of an NMOS FET 316. The emitter of transistor 312 is also connected to the ECL amplifier 304 via a resistor 318 as well as to the drain of an NMOS FET 320.

The ECL amplifier 304 includes a transistor 330 having its collector and base coupled to voltage source VDD. Because the base of transistor 330 is tied to its collector, transistor 330 acts as a diode. The emitter of transistor 330 leads to the collectors of transistors 332, 334, 336, and 338 by way of resistors 340 and 342 respectively. The emitters of transistors 332 and 334 are also connected to the drain of a PMOS FET 335, as well as to the base of transistor 346. The collectors of transistors 336 and 338 are also connected to the source of the FET 350, as well as to the base of the transistor 334. The gate of FET 350 leads to a signal line SA.

As can be seen, the design of the ECL amplifier 304 is electrically symmetrical. Emitter coupled transistors 332 and 334 and resistor 340 form one branch of the ECL amplifier while emitter coupled transistors 336 and 338 and resistor 342 form a second branch of the ECL amplifier 304.

The emitters of the four transistors 332 to 338 are coupled and lead to the drain of an NMOS FET 352. The sources of the FETs 336, 338 and 332 are coupled together. The gate of the FETs 316, 320 and 352 are also coupled and lead to signal line SA. The sense amplifier 300 provides two outputs V1 and V2, representing the logic value of the sensed memory cell and its complement.

When the sense-amplifier is activated by a logic high on signal line SA from the column decoder and driver, and with the bit lines Bi and Bi' at their precharged state (i.e. @ VDD), the outputs of the sense-amplifier are discharged from their initial level (VH or VIL) to:

\[ V1 = V2 = (VDD - VIL) = \frac{I_{ECL}}{2} \]  

where:

- \( I_{ECL} \) is the ECL amplifier tail current, and

- \( R1 \) is the resistance of resistors 340 and 342.

In this state, the tail current \( I_{ECL} \) is equally divided between the two branches of the ECL amplifier 304. Also, the voltage outputs of the emitter-followers 302 applied to the bases of transistors 332 and 338 are:

\[ V1 = V2 = VDD - VIL \]  

where:

- \( I_{EF} \) is the tail current of the emitter-followers; and

- \( R2 \) is the resistance of resistors 314 and 318.

During design, a condition is imposed on the sense amplifier 300 as follows:

\[ \frac{I_{ECL}}{2} = \frac{R1}{R2} \]  

which can be expressed as:

\[ I_{ECL} = \frac{R1}{R2} \]  

or

\[ R2 = \frac{R1}{I_{ECL}} \]

Hence, the base-emitter voltages of transistors 332 and 338 are equal. The size of the diode-connected transistor 339 is proportional to the ratio between the two currents \( I_{ECL} \) and \( I_{EF} \) to equalize the size of the base-emitter of transistors 332 and 338.

With the sense amplifier activated, when a memory cell 260 connected to the bit lines Bi and Bi' extending to the sense-amplifier is selected, the memory cell pulls the voltage on one of the bit lines down depending on the logic value stored in the memory cell. If the memory cell contains a logic low, the voltage on bit line Bi is pulled down and the voltage on bit line Bi' remains at VDD. If the memory cell contains a logic high, the voltage on bit line Bi' is pulled down and the voltage on bit line Bi remains at VDD. In either case, the drop in the voltage on the bit line Bi or Bi' is such as not to compromise the content of the memory cell.

When the voltage on one of the bit lines drops, the current in the transistor connected to that bit line (and hence the current in that branch of the ECL amplifier) starts decreasing from its initial value of \( \frac{1}{2} I_{ECL} \). Meanwhile, the current through the other branch starts increasing. This imbalance in the currents of the two branches is converted to a small differential voltage at the sense amplifier outputs V1 and V2 respectively. Due to the back-to-back connections between the two outputs through transistors 334 and 336, a regenerative effect takes place which causes the total tail current to be quickly switched to the branch connected to the bit line with the higher voltage. At the end of this transition, the tail current \( I_{ECL} \), flows into one of the two transistors 334 or 336. The sensed output voltages V1 and V2 remain constant even if the bit line voltages change (the latched in state) until the sense amplifier 300 is reset as a result of the signal on signal line SA becoming low. The voltage difference between the two sensed outputs is:

\[ V1 - V2 \]

with the high output voltage being equal to VDD - VIL. At the end of the memory cell access, the memory cell recharges itself to its pre-sensed logic value.

FIG. 9 shows a complete column-sensing operation performed by sense amplifier 300. This figure shows the block select line and word select line inputs B2 and W2 respectively to a WLDD circuit 44, the WL output of the WLDD circuit, the bit line Bi input to the sense amplifier 300 as well as the sensed outputs V1 and V2 of the sense amplifier. The latched sense amplifier 300 correctly read and latched-in the data on the bit lines which were activated for only 0.6 ns by the WLDD circuit 44. The sense amplifier 300 took less than 100 ps to latch-in the data on the bit lines. When operated at its maximum speed (optimal \( I_{ECL} \)), the sense amplifier consumes approximately 11 mW of power. At this optimum speed, the total delay from the WL activa-
tion to the sensed outputs was less than 400 pS for a load of 5 fF at the sensed outputs. Another advantage of this sensing scheme is that the outputs are already level-shifted by the diode-connected transistor 330.

The design of the sense amplifier 300 makes it very resilient to process and supply variations. This is due to its symmetrical nature, the excellent matching of the bipolar devices, and the fact that resistors 314 and 318, and the three NMOS current sources (FETs 316, 320, and 352) are multiples of one another. Assuming that the resistors 314 and 318 are physically placed adjacent one another, any variation in the values of the resistors due to process variations will be consistent for both transistors. The same applies to the three NMOS FET current sources. Hence equations (1) through (6) will be more or less always hold, and process supply variations will have a lesser effect on the correct operation of the sense amplifiers 300 in the array.

One concern with the sense amplifier 300 is the possibility of sensing, amplifying, and latching in false bit line data (i.e., glitches). The regenerative nature of the sense amplifier 300 makes it prone to such erroneous behavior. To inhibit this from happening, the regenerative effect is slightly delayed, such that any bit line glitch that has a duration less than a certain value will not be latched-in. This is achieved by adjusting resistors 314 and 318, such that the initial value of the output voltage $V_o$ given by equation (1) is slightly below the initial value of the voltage supplied to the bases of transistors 332 and 338 given by equation (2). This results in the following condition prevailing:

$$V_{o} = V_{o} + (V_{DD} - V_{o}) - (V_{DD} - V_{o}) - (V_{DD} - V_{o}) - \Delta V_{o}.$$  

Hence the output regeneration will not start until one of the output voltages $V_{D}$ and $V_{B}$ rises by at least $\Delta V_{o}$. The larger the voltage $\Delta V$, the more resistant the sense amplifier is to glitches. However, delaying the output regeneration reduces the speed of the sense amplifier 300 and hence, voltage $\Delta V$ should be kept to a minimum.

FIG. 9b shows the effect of bit line glitches on the sense amplifier outputs. Two bit line glitches having a 50 mV amplitude and 100 ns and 200 ns durations respectively, were applied to the sense amplifier 300 inputs. For these results, the sense amplifier 300 was designed such that $\Delta V$ was about 100 mV. As FIG. 9b shows, the temporary disturbance at the outputs were not latched-in. Although the gain of the amplifier was around 20, the output signals did not reach an amplitude of more than 80 mV before they quickly faded away. The response of the sense amplifier 300 to a correct bit line signal having a 75 mV amplitude and a duration of 500 ps is also shown in FIG. 9b. The sense amplifier correctly reads the bit line signal and latch it in.

FIG. 9c shows the delay versus average power consumed for the sense amplifier 300 and for a conventional ECL sense amplifier having comparable PMOS loads. The optimum delay of sense amplifier 300 was 160 ps, 23% faster than the conventional amplifier. As an average power of 8 mW, sense amplifier 300 had a delay of 250 ps, 20% lower than the conventional amplifier. Although the delay savings of the sense amplifier 300 do not seem significant as compared to the total access time of the SRAM 20, the power savings from the sensing technique are significant. The sense amplifier 300 also requires less area than the conventional sense amplifier.

Referring now to FIG. 11, an alternative embodiment of a W-OR predesector 150 and level translator 152 is shown. In this embodiment like reference numerals of FIG. 3 will be used to indicate like components with a "100" added for clarity. The W-OR predesector 150 includes a pair of transistors 156 and 158. The collectors of the transistors 156 and 158 are coupled and lead to a positive voltage source $V_{DD}$. The base transistor 152 is connected to the bit $A_{1b}$ output of the ECL input buffer 22 and the base transistor 158 is connected in the bit $A_{1d}$ output of the ECL input buffer 22. The emitters of the transistors 156 and 158 are also coupled and lead to the drain of an NMOS FET 159. The base of FET 159 receives the bit $A_{1e}$ output of the ECL input buffer 22. The source of FET 159 is connected to the drain of an NMOS FET 161. The base of FET 161 receives the bit $A_{1e}$ output of the ECL input buffer 22. The source of FET 161 is connected to ground $V_{SS}$. The W-OR predesector 150 also includes a logic output line 164 and a drive line 166 leading from the drain of FET 159.

The level translator 152 is also in the form of a single source follower. Specifically, level translator includes a PMOS FET 170 having its drain connected to output line 164. The base of FET 170 is connected to the drive line 166. The source of FET 170 is connected to an inverter 174 as well as to the drain of an NMOS FET 172. FET 172 has its source connected to ground $V_{SS}$ and its gate connected to the emitter of a transistor 175. The emitter of transistor 175 is also connected to the drain of an NMOS FET 177 and to one terminal of a large value resistor 179. The other terminal of the resistor 179 and the source of the FET 177 are connected to ground $V_{SS}$. Transistor 175 has its collector connected to the output line 164 and its base connected to the drive line 166. A capacitor 176 has one terminal connected between the inverter 174 and the output node $V_{DD}$ of the level translator 152 and another terminal connected to ground $V_{SS}$. A feedback line 181 is connected between inverter 174 and capacitor 176 and leads to the gate of FET 177.

In operation, when the inputs $A_{1b}$ and $A_{1d}$ are both low, the two transistors 156 and 158 are off and the potential on output line 164 is high and equal to voltage source $V_{DD}$. The inputs to the gates of FETs 159 and 161 are high, through coupling drive line 166 to the ground resulting in a logic low being supplied to the gate of FET 170 and to the base of transistor 175. The logic low input to FET 170 turns it on allowing the high potential on output line 164 to be applied to the inverter 174 resulting in a logic low output at node $V_{DD}$ and a logic low applied to FET 177 maintaining it in an off state. Although a logic low is applied to the base of transistor 175, resistor 179 maintains the transistor slightly on to maintain the level shifting (i.e., the $V_{BE}$ drop) of the input to FET 172 keeping the power consumption of the level translator low. In this case, the input to FET 172 is still insufficient to turn it on. Since resistor 179 is large, when FET 177 is off very little current is drawn by the resistor.

When either one or both inputs $A_{1b}$ and $A_{1d}$ are high, either one or both of the transistors 156 and 158 are on and one or both of FETs 159 and 161 are off. This results in the drive line 166 being connected to the voltage source $V_{DD}$ through one or both the transistors 156 and 158 causing transistor 175 to turn on and FET 170 to turn off. With transistor 175 turned on, FET 172 is turned on as a result of the potential on output line 164. With FET 172 on, inverter 174 is coupled through FET 174 resulting in a logic high output at output node $V_{DD}$. The logic high output is fed back to FET 177 turning it on.

The pull-down circuitry of the W-OR predesector 150 in this embodiment is implemented using the FETs 159 and 161 which are controlled by outputs $X_{1b}$ and $X_{1d}$ of the ECL input buffer 22 instead of resistors. This pull-down circuit design consumes the least amount of power when the output is high (i.e., when $A_{1b}$ and $A_{1d}$ are high) since no current flows through the FETs 159 and 161. The level-shifting of the level
3. A front-end for a static random access memory as defined in claim 2 wherein said word line output pulses have pulse widths approximately equal to 0.6 ns.

4. A front-end for a static random access memory as defined in claim 2 wherein said row decoder and driver circuits each include a logic gate responsive to memory block select and word select inputs from said W-OR predecorder and level translator array and generating said word line output pulses in response thereto; a driver responsive to said memory block select and word select inputs and supplying input to said logic gates; and reset means responsive to a logic high word line output pulse and disabling the output of said row decoder and driver circuits to a logic low condition after said desired duration.

5. A W-OR predecorder and level translation circuit for the front-end of a static random access memory comprising:
   a W-OR predecorder receiving address inputs from an ECL input buffer and generating logic output in response therefrom; and
   a level translator in the form of a single source follower responsive to said W-OR predecorder for level shifting the logic output of said W-OR predecorder.

6. A W-OR predecorder and level translation circuit as defined in claim 5 wherein said W-OR predecorder includes a pair of transistors having coupled collectors and emitters, each transistor receiving an address input on the base thereof, said collectors being coupled to a high potential node; and a pull-down circuit connected between said emitters and a low potential node, said W-OR predecorder providing said logic output on an output line coupled to said high potential node and providing drive input to said level translator via at least one drive line coupled to said emitters.

7. A W-OR predecorder and level translation circuit as defined in claim 6 wherein said pull-down circuit includes a diode having one terminal thereof connected to said emitters and a resistor connected between the other terminal of said diode and said low potential node, said W-OR predecorder supplying drive input to said level translator via a pair of drive lines, one of said drive lines being connected to said emitters and the other of said drive lines being connected to the other terminal of said diode.

8. A W-OR predecorder and level translation circuit as defined in claim 7 wherein said level translator includes a pair of FETs, one of said FETs having a drain terminal connected to said output line, a gate terminal connected to said one drive line and a source terminal connected to an output node, the other of said FETs having a drain terminal connected to said output node; a gate terminal connected to said other drive line and a source terminal connected to said low potential node, said FETs being configured so that only one of said FETs is in an on-state at a time.

9. A W-OR predecorder and level translation circuit as defined in claim 8 wherein said one FET is in said on-state when said address inputs to said W-OR predecorder are such that a coupled output node is said output line, said level translator further including an inverter having an input terminal connected to the source terminal of said one FET and to the drain terminal of said other FET and having an output terminal leading to said output node.

10. A W-OR predecorder and level translation circuit as defined in claim 6 wherein said pull-down circuit includes a first pair of FETs coupled between said emitters and said low potential node, one of said FETs having a drain terminal connected to said one diode and a source terminal connected to a drain terminal of the other FET, said other FET having a source terminal connected to said low potential node, the gate terminals of each FET receiving a complement of one of the address inputs supplied to said transistors.
11. A W-OR predecoder and level translation circuit as defined in claim 10 wherein said level translator includes a second pair of FETs, one of said FETs having a drain terminal connected to said output line, a gate terminal connected to a drive line and a source terminal connected to an output node, the other of said FETs having a drain terminal connected to said output node, a gate terminal connected to a drive circuit receiving input from said drive line and a source terminal connected to said low potential node, said FETs being configured so that only one of said FETs is in an on-state at a time.

12. A W-OR predecoder and level translation circuit as defined in claim 11 wherein said one FET is in said on-state when said address inputs to said W-OR predecoder are low to couple said output node to said output line, said level translator further including an inverter having an input terminal connected to the source terminal of said one FET and to the drain terminal of said other FET and having an output terminal leading to said output node.

13. A W-OR predecoder and level translation circuit as defined in claim 12 wherein said drive circuit includes a transistor having a base connected to said drive line, a collector connected to said output line and an emitter connected to the gate of said other FET, said drive circuit further including a third FET and a resistor arranged in parallel between the emitter of said transistor and said low potential node, said third FET having its drain terminal connected to said emitter, its source terminal connected to said low potential node and its gate terminal connected to a feedback path extending from said output node.

14. A decoder and driver circuit for a static random access memory comprising:
a logic gate responsive to memory block select and word select inputs and generating logic output on an output node in accordance with inputs thereof;
a driver responsive to said memory block select and word select inputs and supplying input to said logic gate; and
reset means responsive to a logic high condition on said output node for returning said output node to a logic low condition after a predetermined duration.

15. A decoder and driver circuit as defined in claim 14 wherein said reset means includes a semiconductor switch to couple the output node to a low potential terminal to allow said output node to discharge and thereby return said output node to said logic low condition.

16. A decoder and driver circuit as defined in claim 15 wherein said reset means further includes an inverter responsive to input from said driver, said semiconductor switch being responsive to high logic level input from said inverter to couple said output node to said low potential terminal.

17. A decoder and driver circuit as defined in claim 16 wherein said reset means further includes a second semiconductor switch coupled to said output node via a feedback path, said second semiconductor switch being responsive to logic high condition on said output node to couple the input terminal of said inverter to said low potential terminal.

18. A decoder and driver circuit as defined in claim 17 wherein said logic gate is a NAND gate and wherein said driver is a BICMOS driver.

19. A decoder and driver circuit as defined in claim 18 wherein the width of said inverter and said second semiconductor switch are selected to establish said predetermined duration.

20. A decoder and driver circuit as defined in claim 19 wherein said widths are selected so that said logic high condition has a predetermined duration equal to approximately 0.6 ns.

21. A sense amplifier to sense the state of a memory cell in a memory cell array forming a part of a static random access memory comprising:
an emitter-follower input stage receiving input from complementary bit lines connected to an activated memory cell to be sensed; and
an ECL amplifier responsive to said emitter-follower input stage and to memory cell activation signals, said ECL amplifier having limited outputs and generating output signals VD and VU, wherein said activation signal changes from a logic high state to a logic low state.

22. A sense amplifier as defined in claim 21 wherein said ECL amplifier maintains said output signals VD and VU until said activation signal changes from a logic high state to a logic low state.

23. A sense amplifier as defined in claim 22 wherein said sense amplifier is electrically symmetrical.

24. A sense amplifier as defined in claim 23 wherein said ECL amplifier includes a pair of electrically parallel branches, each branch including a pair of transistors having coupled collectors and emitters, the coupled collectors of said pairs of transistors constituting complementary output nodes on which said output signals VD and VU are applied, the base of one transistor of each pair being biased by an emitter follower of said emitter follower input stage, the base of the other transistor of each pair being coupled to the collectors of the other pair of transistors.

25. A sense amplifier as defined in claim 24 wherein said transistors are connected to a gain potential node through a diode and are coupled to a low potential node through a first current source responsive to said activation signal.

26. A sense amplifier as defined in claim 25 further including a semiconductor switch interconnecting the collectors of each pair of transistors, said semiconductor switch being responsive to the absence of said activation signal to couple electrically the collectors of each pair of transistors to reset the output on said complementary output nodes.

27. A sense amplifier as defined in claim 26 wherein each of said emitter followers includes a transistor having a collector coupled to said high potential node, a base coupled to one of said complementary bit lines, and an emitter coupled to the base of a transistor in said ECL amplifier by way of a resistor and coupled to the low potential node by way of said resistor and a second current source, said second current source being responsive to said activation signal.

28. A sense amplifier as defined in claim 27 wherein the resistors in said emitter followers are selected so that the voltage supplied to the base of the transistor in said ECL amplifier is slightly below the voltage at said complementary output nodes prior to sensing of said memory cell.

29. A static random access memory comprising:
a memory cell array for storing data;
an ECL input buffer receiving address values from an address bus representing memory cell locations in said memory cell array and outputting said address values and complements thereof;
a W-OR predecoder and level translator array connected to said ECL input buffer and receiving said address values and address value complements, said W-OR predecoder and level translator array generating logic OR output values in response to input from said ECL input buffer at MOS signal levels, each W-OR predecoder and level translator in said array including a
W-OR predecoder receiving address inputs from said ECL input buffer and generating logic output in response thereto; and a level translator in the form of a single source follower responsive to said W-OR predecoder for level shifting the logic level output of said W-OR predecoder;

self-resetting row decoder and driver circuits responsive to said logic OR output values for generating logic word line output pulses to said memory cell array to activate selected cells of said memory cell array corresponding to said address values received by said ECL input buffer;

an unlocked latched ECL sense amplifier array connected to bit lines extending to said memory cell array for sensing the data value of memory cells of said memory cell array activated by said word line output pulses;

column decoder and driver circuits responsive to said logic OR output values to activate the sense amplifiers connected to the selected memory cells; and

an output buffer, coupled to said ECL sense amplifier array, for storing the sensed data values of said selected memory cells.

30. A static random access memory as defined in claim 29 wherein each row decoder and driver circuit includes a logic gate responsive to memory block select and word select inputs from said W-OR predecoder and level translator array and generating said logic word line output pulses in response thereto; a driver responsive to said memory block select and word select inputs and supplying input to said logic gate; and

a reset means responsive to a logic high word line output pulse and returning the output of said row decoder and driver circuit to a logic low condition after a pre-determined duration.

31. A static random access memory as defined in claim 30 wherein said logic high word line output pulses have a pre-determined duration equal to approximately 0.6 nsec.

32. A static random access memory as defined in claim 29 wherein each sense amplifier includes an emitter-follower input stage receiving input from complementary bit lines connected to an activated memory cell to be sensed, and an ECL amplifier responsive to said emitter-follower input stage and to memory cell activation signals, said ECL amplifier having latched outputs and generating output signals Vp and Vn thereon representing the sensed state of said memory cell and the complement thereof.

33. A static random access memory as defined in claim 32 wherein each of said sense amplifiers is electrically symmetrical.

34. A static random access memory comprising:

a memory cell array for storing data;

an ECL input buffer receiving address values from an address bus representing memory cell locations in said memory cell array and outputting said address values and complements thereof;

a W-OR predecoder and level translator array connected to said ECL input buffer and receiving said address values and address value complements, said W-OR predecoder and level translator array generating logic OR output values in response to input from said ECL input buffer at MOS signal levels;

self-resetting row decoder and driver circuits responsive to said logic OR output values for generating logic word line output pulses to said memory cell array to activate selected cells of said memory cell array corresponding to said address values received by said ECL input buffer, each row decoder and driver circuit including a logic gate responsive to memory block select and word select inputs from said W-OR predecoder and level translator array and generating said logic word line output pulses in response thereto; a driver responsive to said memory block select and word select inputs and supplying input to said logic gate; and

reset means responsive to a logic high word line output pulse and returning the output of said row decoder and driver circuit to a logic low condition after a pre-determined duration;

a sense amplifier array connected to bit lines extending to said memory cell array for sensing the data value of memory cells of said memory cell array activated by said word line output pulses, each sense amplifier including an emitter-follower input stage receiving input from complementary bit lines connected to an activated memory cell to be sensed, and an ECL amplifier responsive to said emitter-follower input stage and to memory cell activation signals, said sense amplifier having latched outputs and generating output signals Vp and Vn thereon representing the sensed state of said memory cell and the complement thereof;

column decoder and driver circuits responsive to said logic OR output values and generating said activation signals to activate the sense amplifiers connected to the selected memory cells; and

an output buffer, coupled to said sense amplifier array, for storing the sensed data values of said selected memory cells.

35. A static random access memory as defined in claim 34 wherein said word line output pulses have a predetermined duration equal to approximately 0.6 nsec.

36. A static random access memory as defined in claim 35 wherein each of said sense amplifiers is electrically symmetrical.

* * * * *