

**COE 203**

**Digital Logic Laboratory**

**Term 081**

**Instructor:**

Abdulaziz Tabakh

**Location:**

23/058

**E-mail:**

[atabakh@kfupm.edu.sa](mailto:atabakh@kfupm.edu.sa)

**Home Page:**

<http://faculty.kfupm.edu.sa/COE/atabakh>

**Office Hours:**

4:00 pm - 4:50 pm or by appointment

**1. Department, Number and Course Title:**

Department: Computer Engineering  
Course Number: COE 203  
Course Title: Digital Logic Laboratory

**2. Design:** Required Course

**3. Catalog Description**

Review of Digital Logic Design: Design of Combinational Circuits, and Design of Sequential Circuits. Logic implementation using discrete logic components (TTL, CMOS), and programmable logic devices. Introduction to Field Programmable Logic Arrays (FPGAs). The basic design flow: design capture (schematic capture, HDL design entry, design verification and test, implementation (including some of its practical aspects), and debugging. Design of data path and control unit.

**4. Prerequisite(s)**

Fundamentals of Computer Engineering (COE 202)

**5. Textbook(s) and/or other Required Material**

Morris Mano and Charles Kime, Logic and Computer Design Fundamentals, Third Edition, Prentice Hall International, 2004.

**6. Course Objectives**

After successfully completing the course, students will be able to:

- Design combinational and sequential circuits using discrete components, EEPROMs, and FPGAs to meet certain specifications.
- Use basic structural Hardware Description Languages to implement digital circuits.
- Design and conduct experiments related to digital systems and to analyze their outcomes.

## 7. Course Content:

	<b>Topics Covered</b>	<b>Weeks</b>
-	<b>I. Combinational Logic Design Review:</b> <ul style="list-style-type: none"> <li>• Course Introduction.</li> <li>• Introduction to Combinational and Sequential Circuits.</li> <li>• K-maps, universal gates, MSI components, with an example for each.</li> <li>• Reading assignment on Sequential circuits.</li> </ul>	1
	<b>Assignment 1:</b> Example problem for the covered topics	
-	<b>II. Sequential Logic Design Review:</b> <ul style="list-style-type: none"> <li>• Flip-flops</li> <li>• Sequential circuits design procedure</li> <li>• Sequential circuits analysis procedure</li> <li>• Counters and Registers</li> </ul>	1
	<b>Assignment 2:</b> Review Combinational and Sequential Circuits for next week's quiz	
1	<b>III. Prototyping of logic circuits</b> <p>a. Discrete components</p> <ul style="list-style-type: none"> <li>• Introduction to ICs, logic families, 74xx and 54xx</li> <li>• Power and ground</li> <li>• Physical implementation of combinational circuits using discrete components</li> <li>• Implementation of a simple combinational circuit using ICs.</li> <li>• QUIZ # 1</li> </ul>	1
2	<p>b. EEPROM</p> <ul style="list-style-type: none"> <li>• Introduction to logic prototyping using PLDs.</li> <li>• Implementation of a sequential circuit using EEPROMs and external registers.</li> </ul>	1
3	<p>c. FPGAs</p> <ul style="list-style-type: none"> <li>• Introduction to FPGAs design flow</li> <li>• QUIZ # 2</li> </ul>	1
4	<ul style="list-style-type: none"> <li>• Design and implementation of a sequential circuit using schematic design entry</li> </ul>	
5	<ul style="list-style-type: none"> <li>• Introduction to hardware description languages (HDL) <ul style="list-style-type: none"> <li>◦ Structural modeling using Verilog</li> <li>◦ Complete design and implementation of a small combinational circuit</li> </ul> </li> </ul>	1
6	<ul style="list-style-type: none"> <li>• Register Transfer Level (RTL) modeling using Verilog <ul style="list-style-type: none"> <li>◦ Complete design and implementation of a simple datapath</li> </ul> </li> </ul>	1
7	<ul style="list-style-type: none"> <li>• Sequential circuit implementation using Verilog</li> <li>• QUIZ # 3</li> </ul>	1
8	<b>IV. Design and implementation of a data path and control unit</b> <ul style="list-style-type: none"> <li>• A small processor implementation <ul style="list-style-type: none"> <li>◦ Large data path and a control unit</li> <li>◦ Integrating HDL and schematic units</li> </ul> </li> </ul>	2 weeks
-	<b>V. Project</b>	3

8. **Class/Laboratory Schedule:** 3 hours per week.

9. **Course Grading Policy:**

Pre Lab + Lab work + Assignments	<b>65%</b>
Quizzes (3)	<b>15%</b>
Project	<b>20%</b>
<b>Total</b>	<b>100%</b>

10. **Reports to submit:**

- **Pre-Lab reports** should be submitted at the beginning of the lab.
- **Lab. Reports** should be submitted before the next lab session.

11. **Attendance:**

- Regular attendance is a university requirement. Attendance will be taken at the beginning of every class.
- Whenever the number of unexcused absences **exceeds 20%** of the held classes, the grade DN will be reported without any formal warning as per the university rule.
- In case of an absence, a make up can be arranged provided that:
  - The student has an official excuse.
  - Both the student lab instructor and the instructor of the section in which the student is making up his lab mutually agree on the make up.
  - The mark for that lab is sent by the instructor with whom the student made up the lab with.
- In case of late attendance, 10% marks will be deducted from that lab.

12. **General Notes:**

- Cheating is not allowed. Severe measures will be taken by the instructor.
- Any use of the **internet** during class/lab time is **prohibited and results in zero score** in the lab work.
- Mobile phones **must** be turned off or made silent during the class/lab session.
- **Class Discussion:** Participation in class discussion is very much encouraged. Asking questions during the labs helps both the instructor and the student. The instructor gets the feedback and the students get the point clarified.
- **Grading Issues:** All the grading issues must be resolved within a week after the return of graded material.

### 13. Course Contribution to Meet the Professional Component

This course emphasizes the use of FPGAs to implement combinational and sequential circuits. The students use various software tools to model, simulate and implement digital circuits. They also design test benches to analyze certain parameters of the circuits. Every week they are required to submit a lab report of the previous experiment. The course project is intended to build the students' ability to design, implement, simulate, and verify the operation of a simple datapath and control unit. In the project, the students work in teams. At the end they deliver a presentation and submit a project report.

### 14. Relationship to Program Outcomes

This course supports the following five program outcomes out of the outcomes required by ABET Criterion 3 for accrediting computer engineering programs.

**Outcome 1:** The ability to design combinational and sequential circuits to meet certain specifications [ABET Criterion 3c]

**Outcome 2:** The ability to use tools and discrete components, EEPROMs, FPGAs, to model, simulate and implement digital circuits. [ABET Criterion 3k]

**Outcome 3:** The ability to design and conduct experiments related to digital systems and to analyze their outcomes. [ABET Criterion 3b]

**Outcome 4:** The ability to work in teams. [ABET Criterion 3d]

**Outcome 5:** The ability to communicate effectively. [ABET Criterion 3g]