## EE 200: Digital Logic Circuit Design

Dr Radwan E Abdel-Aal, COE

## Unit 6

## 1.Random Access Memory (RAM)

(Sections 7.2-7.3)

## 2.Programmable Logic

(Sections 7.5-7.7)
Charles Kime \& Thomas Kaminski
© 2004 Pearson Education, Inc.
Terms of Use
(Hyperlinks are active in View Show mode)

## 1. Random Access Memory (Read/Write)

- Storage element $\rightarrow$ Memory device for data storage
- A latch or a flip flop stores one bit

- A register of $m$ such flip flops stores $m$ bits

$\mathrm{m}=8$ : Byte, $\mathrm{m}=16$ : Word, $m=32$ : double words, $m=64$ : Quad words, etc.

Over the years, Processors have used larger and larger registers to storel process data: $m=4,8,16,32,64,128$ bits


## Random Access (Read/Write) Memory (RAM)

Example: 1024 (1 k) locations $\times 16$-bit each

whenutromitace

## Size or Storage Capacity of a Memory Device \# of storage locations $x$ width of each location (bits)

- Address = k bits, Data width = n

Number of registers (storage locations) $=2^{\mathrm{k}}$ locations

- Each location is m-bit wide
- Memory size is $2^{\mathrm{k}}$ locations x n bits each
- Total storage Capacity in bits: Number of storage locations x width of data in each location
- Example: $\mathrm{k}=10, \mathrm{n}=8$ $\rightarrow$ Size: $2^{10}$ locations $\times 8$ bits each
$\rightarrow 1 \mathrm{~K}$ Bytes of storage
$=1 \mathrm{~K}$ Bytes $=8 \mathrm{~K}$ bits


Usually on the same (bidirectional) data pins, with opposite directions enabled for reads and writes

What is $k$, $n$ for a $64 \mathrm{~K} \times$ Byte memory?

## RAM Memory Read and Write Operations

Write:

- Enable the memory device (Chip Select)

- Apply the address of the location you want to write to
- Apply the data to be written to data I/P pins
- Activate the WRITE Control input $\rightarrow$ Data on the input pins are written into addressed location

| Memory Enable | Read/产rite | Memory Operation |
| :---: | :---: | :--- |
| 0 | X | None |
| 1 | 0 | Write to selected word |
| 1 | 1 | Read from selected word |

READ:
(Chip Select)

- Apply the address of the location you want to write to
- Activate the READ Control input
$\rightarrow$ Data stored at addressed location appears at the Data O/P pins (are read) after some propagation delay (access time)


## Memory <br> Write and Read Cycles

Processor
Clock
$T 1$
$T 2$
$T 3$
$T 1$


Data must be valid here

## Memory

## Write and Read Cycles

Processor

| Memory |
| :--- |
| address |
| Memory |
| Cnable |
| Read |
| Write |


| Data |
| :--- |
| output |

## Types of RAM (Read/Write) Memories

## Two Basic Types:

- Static RAM (SRAM): Data stored in latch (1 latch per bit) and remains as long as power remains ON

- Dynamic (DRAM): Data stored as a charge on a capacitor - can be lost due to leakage, needs to be periodically refreshed, otherwise data will be lost even with power ON


Bare Circuits (Storage Only)

## Modeling <br> a Complete bit circuit (BC) with controls



(a) Logic diagram
(b) Block diagram (Read)

| Memory Enable | Read/产rite | Memory Operation |
| :---: | :---: | :--- |
| 0 | X | None |
| 1 | 0 | Write to selected word |
| 1 | 1 | Read from selected word |




## 2. Programmable Logic Implementation Technologies Overview

- Why programmable logic?
- Programmable logic:

Technologies and Configurations

- Examples of Programmable Logic Devices:
- Read-Only Memory (ROM)
- Programmable Array Logic (PAL)
- Programmable Logic Array (PLA)
- VLSI Programmable Logic Devices (Field Programmable Gate Arrays- FPGA)


## The Rationale: Why Programmable Logic?

- Facts: (Economy of Scale)
- It is most economical to produce ICs in large volumes
- But:
$\rightarrow$ In many situations users require:
Integrated
Circuits
$\rightarrow$ ICs in smaller volumes
$\rightarrow$ Frequent changes to be done in the field, e.g. on the Firmware of a product under development
- A programmable logic device can be a good compromise:
- Produced in large quantities
- But also allows users to program it many times* (in the field) to accommodate changes on small volumes
(*nowadays: erasable, reprogrammable, etc.)


## Programmable Logic Concept



Locations of connections inserted/removed by user determine the logic function implemented

## Hardware Programming Technologies How connections are made: The ROM case

- ROM: In the Factory (not user-programmable)

Cannot be erased or reprogrammed by user

- "Programmed" permanently through the VLSI mask during manufacturing of the chip
- PROM: Programmable only once,
- e.g. using fusible links (metal connections)
- Programmable many times (Erase \& then Re-program)
- Ultra-Violet (UV) Erasable, e.g. EPROMs (off situ)
- Electrically Erasable, (in situ) e.g.
- EEPROMs
- Flash Memory


## Programmable Logic Configurations: (SOm or SOP)

All use AND-OR structure- differ in which is programmable
Fonnections

## ROM, PAL and PLA Configurations



## Wiring Conventions <br> for Programmable Logic

- We deal with a large number of gates and gate inputs
- Need a more concise way of expressing gate circuits graphically

(a) Conventional symbol

$X$ marks a connection, i.e. an input to the OR
For the connections shown, $\mathrm{F}=$ ?


## a. Read Only Memory (ROM): \&: Fixed- OR: Prog Programmable sum of fixed minterms

- Example: 8 X 4 PROM ( $\mathrm{n}=3 \mathrm{i} / \mathrm{p}$ (address) lines, $\mathrm{m}=4 \mathrm{o} / \mathrm{p}$ lines)
- The fixed "AND" array is in a 3-to-8 "decoder"
giving all 8 minterms
- Programmable "OR"s. We use a single line to represent all inputs to an OR gate. An " $X$ " in the array indicates connecting the minterm to the OR
- Example: For input $(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathbf{0 1 0}$ : output is $\left(F_{3}, F_{2}, F_{1}, F_{0}\right)=1001$.
- Exercise: Express the $\mathrm{F}_{1}$ as $-\Sigma \mathrm{m}()$

$2^{n} \times m$ Programmable Connections 3-input 4-output CL cct seen differently - an algebraic expression in A,B,C


## This ROM implements this truth table



Can look at it in several ways:

- As an 8 words x 4-bit memory: at address 000 we permanently stored data 1101 (non volatile)
- As a look-up table: Enter I/P 000 you get corresponding O/P 1101
- As an implementation of 3-I/P 4 O/P Combinational Logic (Using a decoder and 4 OR gate- Unit 3)


## Read Only Memory (ROM): ni/ps to mo/ps $2^{\text {n }}$ permanent storage locations $\mathrm{x} m$ bits each

- A Read Only Memory (ROM) has:
- $n$ input (address) lines $\rightarrow 2^{n}$ storage locations, $2^{n}$ minterms
- m output lines (word width for each storage location)
- A Fixed array of $2^{n}$ AND gates implements all the n -input minterms Obtained from an n-to-2 ${ }^{n}$ decoder
- Programmable Array of $m$ OR gates to form $m$ Som outputs.
- The program for a PROM is simply the multiple-output truth table to be implemented
- For a 1 at an output in the table, a connection is made from the corresponding minterm to the corresponding OR gate
- For a 0 entry, no connection is made
- Can be viewed as a memory with the $m$ inputs as addresses of data (output values), hence ROM or PROM names! Device on previous slide is an $8 \times 4$ memory ( 8 locations $\times 4$-bit wide)
- Truth table is a listing of the memory contents at each input address


## Read Only Memory (ROM) Advantages/Limitations

Q. For 1 M (Mega) Byte PROM Device (1M locations x 8 bits)
\# of Input (address) lines $n=$ ?
\# of Output lines $m=$ ?


- Advantages of ROMs: (= advantages of the canonical form)
- Can implement any function (since all minterms of the input variables are available!)
- PROM Program is derived directly from the truth table specifying the information to be stored
- Disadvantages:
(disadvantages of the canonical form- No SOP optimization)
As $n$ increases $\rightarrow$ Large Decoders needed ( $2^{n}$ AND gates, each having n inputs)


## ROM-based Designs (Canonical Form), Som for Combinational \& Sequential circuits

- For Combinational Circuits:

ROMs can be used to implement a combinational circuit given its truth tables

- Example: Look up table
example: $X \rightarrow X^{3} ; X$ is a 4-bit unsigned integer


You should be able to determine the minimum ROM size (\# of locations x "word" size) required for a given problem

- For Sequential Circuits:

Use ROMs to implement the combinational part of the sequential circuit

## ROM-based Designs: Combinational Circuits: Individual O/Ps

Example 1: Implement the following two combinational functions using a ROM
$F 1(X, Y)=\sum m(1,2,3)$
$F 2(X, Y)=\sum m(0,2)$

Solution should:


- Specify the smallest ROM required:

ROM has $n=2$ inputs ( $\rightarrow 2^{2}=4$ locations)
and $m=2$ outputs ( $\rightarrow$ Each location has 2 bits) ...i.e. a $4 \times 2$ bit ROM

- Specifying the ROM data content (to be programmed into the ROM):

Directly from the truth table of the two functions
Show the connection diagram for this ROM (Decoder + ORs)

## ROM-based Design Examples: Combinational Circuits: Look-up Tables

## Example 2: $\mathrm{X}^{2}$ look-up table, X is 3-bit binary number

$\rightarrow$ Specification: Use a ROM to implement a combinational circuit that accepts a 3-bit unsigned binary number at the input and generates its squared value at the output.
$\rightarrow$ Formulation:
$8 \times 6$ bits ROM, Truth Table $\rightarrow$
$\rightarrow$ Observations on the truth table:

1. Output $B_{0}=$ Input $A_{0}$
2. Output $B_{1}=$ Always 0

|  | X |  |  | $\mathrm{X}^{2}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inputs |  |  | Outputs |  |  |  |  |  |  |
|  | $\mathrm{A}_{2}$ | $A_{1}$ | $A_{0}$ | $\boldsymbol{B}_{5}$ | $B_{4}$ | $B_{3}$ | $B_{2}$ | $B_{2}$ | $B_{0}$ | Decimal |
| $\uparrow$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 |
|  | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 9 |
|  | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 16 |
|  | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 25 |
| , | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 36 |
| $\downarrow$ | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 49 |
| $\longleftrightarrow$ |  |  |  |  |  |  |  |  |  |  |
| 6 bits |  |  |  |  |  |  |  |  |  |  |

No need to 'store' data for B0 and B1
This reduces the size of the ROM required from $8 \times 6$ bits to $8 \times 4$ bits

## ROM-based Designs: Combinational Circuits: Look-up Tables

Example 2, Continued

Truth Table for Reduced ROM


Implementations of the $\mathrm{X}^{2}$ Look-up Table:


## ROM-based Designs: Sequential Circuits



## ROM-based Designs: Sequential Circuit- D FF

Inputs to FFs
D- FF: 1 per FF



Careful with order of inputs


Organization

Assume D type FFs:
ROM provides 1 O/P per FF
ROM Truth Table
Derive the state diagram For this sequential circuit

[^0]
## Programmable Array Logic (PAL)

- PAL is the opposite of the ROM, having a set of programmable ANDs combined with a set of fixed ORs(Programmable $=$ has selectable I/Ps)
- PAL has some outputs from OR terms that can be fed back (as internal inputs) to all other AND terms, allowing implementation as multi-level (>2) logic circuits
- Some PALs have outputs that can be complemented, allowing F implementation as a POS:

$$
F=F G_{S O P}
$$

- Advantages over ROM
- Allows optimized implementation as Sum of a few Products (usually not all minterms would be available)
- For a given total \# of gates, a PAL can support larger $n$ and m than a ROM
$\rightarrow$ Limitation: 1. Functions with many products: may not be possible

2. Sharing of products between sections is not possible!
$\rightarrow$ multiple generation!


## PAL Programming Table

- Equations: $\mathbf{F} 1=\mathbf{A} \overline{\mathbf{B}} \overline{\mathbf{C}}+\overline{\mathbf{A}} \mathbf{B} \overline{\mathbf{C}}+\overline{\mathbf{A}} \overline{\mathbf{B}} \mathbf{C}+\mathbf{A B C}=\mathrm{w}$
$\mathbf{F} 2=\mathbf{A B}+\mathbf{B C}+\mathbf{A C}$
- F1 was factored - has four terms (> 3)



## c. Programmable Logic Array (PLA)

Programming at both the product and the sum levels


## Programmable Logic Array (PLA)

- Compared to ROMs and PALs, PLA is the most flexible \& economical programmable device: having programmable ANDs, programmable ORs, and even programmable output inversions!
- Advantages
- More concise implementations than ROM - Uses K-map optimized products
- Allows larger 2-level sums than with PALs: All product terms are available for sharing by all summing Ors
- You do not have to generate a product more than once as in PAL
- PLAs have outputs that can be complemented, so a SOP can be that of either F or F', whichever proves more optimal - globally
- But still
- The limited \# of product terms can limit the application of a PLA. Solution: $\rightarrow$ Use global multiple-output optimization to reduce the number of product terms required to fit it into the PLA.


## PLA Global Optimization Example

 F1(A,B,C), F2(A,B,C), PLA: (3 inputs, 4 products, 2 outputs with programmable o/p inversion)

- Complete the $\quad F_{1}=\bar{A} \bar{B} C+\bar{A} B \bar{C}+A \bar{B} \bar{C}$ programming table $\vec{F}^{F_{1}=A B+A C+B C+\bar{A} \bar{B} \bar{C}}$
Choose implementations ( F or $\overline{\mathbf{F}}$ ) that has the largest \# of shared products!
- Is this PLA enough AB if we choose to implement ${ }_{B C}^{C}$ F1 \& F2 directly? $\quad \bar{A} \bar{B} \bar{C}$

PLA programming table


## Programmable Logic Array (PLA) Example, Contd.




[^0]:    Present State I/P Next State O/P

