





Random Access (Read/Write) Memory (RAM)						
	Example: 1024 (1 k) locations × 16-bit each					
- A RAM memory Chip effect contains a number of	tively Memory address					
registers	Binary	Decimal	Memory content			
- Why "random access"?	0000000000	0	1011010101011101			
Time taken to transfer data	000000001	1	1010101110001001			
to or from <u>any</u> address (storage location) is the	000000010	2	0000110101000110			
same regardless of the address		÷	:			
- This is different from	1111111101	1021	1001110100010100			
Disc, CD, or tape	1111111110	1022	0000110100011110			
	1111111111	1023	1101111000100101			
	2	Copyright C2013 Peanson Education, publish	ing as Prentice Hall			



R R	AM Memory ead and Write O	peration	S	ddress lines \rightarrow $Read \rightarrow$ $Read \rightarrow$ $Nemory unit 2^{h} words arb the reword$
•	Write:			Write -> Chip Select
	• Enable the memory dev	vice (Chip Sele	ct)	(Enable) n data output line
	Apply the address of the	e location you	want to write t	0
	 Apply the data to be write 	itten to data I/P	pins	
	Activate the WRITE Co	ntrol input →	Data on the in written into ac	nput pins are ddressed location
		Memory Enable	Read/Write	Memory Operation
		0	Х	None
		1	0	Write to selected word
2		1	1	Read from selected word
-	 Enable the memory dev Apply the address of the Activate the READ Con → Data stored at addre (are read) after some 	vice (Chip Sele e location you v trol input ssed location a propagation de	ct) want to write t ppears at the lay (access til	o Data O/P pins me)

Memory							
Write and Read Cycles							
Processor T1 Clock	T2		L				
Memory address	Address valid	X					
Memory							
enable Initia	te writing Data at	I/Ps Latched into address	sed locati				
Write 0			nere				
Data input	Data valid						
	(a) Write cycle	t setup t hold					
		Data must be valid her	е				































Read Only Memory (ROM): n i/ps to m o/ps 2ⁿ permanent storage locations x m bits each

- A Read Only Memory (ROM) has:
 - n input (address) lines $\rightarrow 2^n$ storage locations, 2^n minterms
 - m output lines (word width for each storage location)
- <u>A Fixed</u> array of 2ⁿ AND gates implements all the n-input minterms Obtained from an n-to-2ⁿ decoder
- <u>Programmable</u> Array of m OR gates to form m Som outputs.
- The program for a PROM is simply the multiple-output truth table to be implemented
 - For a 1 at an output in the table, a connection is made from the corresponding minterm to the corresponding OR gate
 - For a 0 entry, no connection is made
- Can be viewed as a memory with the m inputs as addresses of data (output values), hence ROM or PROM names!
 Device on previous slide is an 8 x 4 memory (8 locations x 4-bit wide)
- Truth table is a listing of the memory contents at each input address





























