# EE 200: Digital Logic Circuit Design 

Dr Radwan E Abdel-Aal, COE

# Unit 5 <br> Registers and Counters 

Charles Kime \& Thomas Kaminski<br>© 2004 Pearson Education, Inc.<br>Terms of Use<br>(Hyperlinks are active in View Show mode)

## Unit 5: Registers and Counters Useful MSI blocks made of Flip-Flops

Chapter 6: Registers and Counters

1. Registers with parallel load
2. Shift Registers
3. Counters

- Asynchronous (Ripple)
- Synchronous


## Registers

- Register - a set of binary storage elements
- Used to perform simple operations on data such as storage, movement, and processing Examples: load, shift, rotate, increment, etc.
- A processor processes data by performing operations on registers, e.g. ADD A, B where $A$ and $B$ are say 32-bit registers



## Better Approach <br> Register with Parallel Load \& no clock skew <br> Avoid clock gating. Apply Load control at D input

Avoid clock gating if you can! Why?

It causes clock skew clock pulses may arrive to various registers in the system at different times


So such flip flops will change state at different times
No good- could lead to erroneous state transitions or data transfers!
Load now does not gate the clock, But controls what goes into the D input


## Shift Registers

- A Shift Registers moves data laterally $(\leftarrow \rightarrow)$ within the register FFs toward the MSB or LSB position
- In its simplest form, the shift register is a set of D flip-flops having a common clock \& connected in a row like this:

- Data input, In, is the serial input (the shift right input).
- Data output, Out, is the serial output (=D).
- The vector (ABCD) is called the parallel output of the register.


## Shift Registers: Serial Loading



## Some Applications of n-stage Shift Register

- Delay:

$\rightarrow$ Serial input sequence starts to appear at output after n-clock cycles (i.e. is delayed by nT ns)
- Parallel to Serial and Serial to Parallel conversion:

$\rightarrow$ Shifting 1 place to the right (feeding in 0s) = dividing by ?
$\rightarrow$ Shifting 1 place to the left (feeding in 0s) = multiplying by?


## Shift Registers with Feedback



Levic ma Camputar Dangen Findmantaly Initial 4-bit value restored in A and serially loaded into B Pawneminfo slites
O 2004 Parsum Edication, ine.

## Universal (Multi-purpose) Shift Register with 4 Functions: - Parallel Load - Shift left - Shift Right - No Change



## Serial (bit-by-bit) adder

1. Using shift registers, 1 Full Adder, and 1 FF


## Serial Adder (bit-by-bit addition) <br> 2. Using shift regs. and a sequential circuit



Circuit

## Serial Adder (bit-by-bit addition) Using shift regs. and a sequential circuit



## Counters

- A counter is a register that has its parallel outputs go through a specific count sequence as clock pulses arrive
- Counting sequences can be binary, BCD, etc.
- Counting can be up, down
- A modulo-n counter has n different counting states, e.g. it goes through counts $0,1,2, \ldots,(n-1), 0,1, \ldots$
e.g. a modulo-10 up counter may count: 0,1,..,9,0,1,.. ABC ${ }_{\text {LLsB }}$ $\rightarrow$ Modulo n counter divides the clock frequency by n 000 (show waveforms)
Some Applications of counters:
- Counting events
- Timers

Repeated counting cycle \# of clock pulses sent = ? Successive

- Frequency division $\#$ of pulses at $M S B(A)=$ ? Clock Pulses 000


## Implementing Counters

Two Basic Approaches: 1. Async (Ripple) \& 2. Sync.

- 1. Asynchronous (Ripple) Counters
- The external clock is connected only to the clock input of the LSB bit flip-flop (first counter stage)
- Then the output of a stage provides the clock I/P to the next stage
- i.e. circuit is not synchronous -
(since no common clock to all stages)
- Advantage:
- Simple circuit
- Disadvantages:
- Output changes are delayed further for each stage toward the LSB (Ripple Effect)
- This ripple propagation delay limits the maximum clock frequency that can be used
(same factor that limited speed of the ripple adder)


## Ripple (asynchronous) Counters

Modulo-16 binary counter ( $n=4$ ) using D FFs


## With T FFs- Toggling obtained with $\mathrm{T}=1$ (no need to externally connect Q' to D for each FF)



Binary Up Counter
$0000 \rightarrow 1111$ (16 Counts)
T FF Advantage: No need for an external Q' to D connection for each FF to toggle

But for Up counting, Clock is taken from Previous Q not Q'Why?

## BCD UP (Decade) Ripple Counter

- Counts 0, 1, ...8, 9, 0 (modulo 10)
- 4-bits $\rightarrow 4$ FFs



## BCD (Decade) UP Ripple Counter with JK FF



## 2. Synchronous Counters

- The same System clock is connected directly to the clock inputs of ALL flip-flop stages( $\rightarrow$ truly synchronous)
- No fiddling with clock- instead, we control operation of individual FFs through data or control inputs e.g. D, JK, T
- Any counter can be systematically designed as a sequential cct - see Unit 4
- A combinational logic circuit is used to implement the desired state sequencing through inputs to the Ds of the flip-flop stages
- But simpler ad hoc approaches can be used for regular counting patterns e.g. binary up or down



## Synchronous Binary Counter- Down



For a binary counter: Irregular counting pattern here
BCD UP Counter: ... $8 \widehat{901} 1 .$. with T FFs
Additional O/P with 1 pulse of 1 clock period
Table 6.5
State Table for BCD Counter duration every counting cycle (divide by 10)



## Designing Larger Counters by cascading smaller ones Using the Cout (Terminal Count) to EN of next stage

- Given two 2-bit (modulo-4) counter, how to design a 4-bit (modulo-16) counter? MS Part LS Part

| A | B C | D (LSB) |  |
| :---: | :---: | :---: | :---: |
| 0 | $0 \quad 0$ | 0 | 0 |
| 0 | $0 \quad 0$ | 1 | 1 |
| 0 | $0 \quad 1$ | 0 | 2 |
| 0 | 0 Cout=11 | 1 | 3 |
| 0 | 10 | 0 | 4 |
| 0 | 10 | 1 | 5 |
| 0 | 11 | 0 | 6 |
| 0 | 1 Cout=1 1 | 1 | 7 |
| 1 | 00 | 0 | 8 |
| 1 | $0 \quad 0$ | 1 | 9 |
| 1 | $0 \quad 1$ | 0 | 10 |
| 1 | 0 Cout=11 | 1 | 11 |
| 1 | 10 | 0 | 12 |
| 1 | 10 | 1 | 13 |
| 1 | 11 | 0 | 14 |
| 1 | ${ }_{1}$ Cout=1 1 | 1 | 15 |

Luyle and Cumputsr Denlgn Fundamantels
Pawarpainto slites


LS Part generates a single Cout pulse (lasting for 1 clk Cycle only) every time it finishes its counting cycle

MS Part is enabled to increment only once when it receives this pulse at its EN I/P
Example: Design a 16-bit (0-255) binary counter using two of the 4-bit (0-15) universal binary counters on the previous slide

Chapter 3 - Part 1



[^0]

## Generating a sequence of timing signals: 2. Counter-Decoder Implementation



## Johnson Counter: 8 non-overlapping signals from 4-bit shift register with rotate - but E' instead of E!




[^0]:    Luqic sud Cumputse Denign Fundananteis

