

Unit 5: Registers and Counters Useful MSI blocks made of Flip-Flops

Chapter 6: Registers and Counters


- 1. Registers with parallel load
- 2. Shift Registers


3. Counters


- Asynchronous (Ripple)
- Synchronous





- Used to perform simple operations on data such as storage, movement, and processing Examples: load, shift, rotate, increment, etc.
- A processor processes data by performing operations on registers, e.g. ADD A, B where A and B are say 32-bit registers



























































| Table 6.5 Additional O/P with 1 pulse of 1 clock per duration every counting cycle (divide by State Table for BCD Counter | | | | | | | | | | | | |
|---|---------------|----|------------|----------------|------|-------|--------|------------------|-----|-----|-----|----|
| P | Present State | | | | Next | State | Output | Flip-Flop Inputs | | | | |
| Q ₈ | Q4 | Q2 | Q 1 | Q ₈ | Q4 | Q2 | Q1 | y | TQ8 | TQ4 | TQ2 | TQ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 70 | 0 | 0 | | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| | 0 | 0- | | 0 | 0 | -0 | 0 | 1 | 1 | 0 | 0 | 1 |

