

## Unit 3: Combinational Logic (CL) Design Contents

- 1. Procedures for **Analysis** and **Design of CL circuits.** Example: BCD to Excess-3 Code Converter
- 2. Iterative <u>Arithmetic</u> Circuits: Half & Full adders, Ripple Carry Adder, Carry Look-ahead adder
- 3. <u>CL MSI Functional Blocks</u>: Decoders, Demultiplexrs, Encoders, Multiplexers, in addition to adders/subtractors, Decimal Adder, Magnitude comparator
- 4. Implementing combinational functions using: Decoders and Multiplexers

![](_page_1_Figure_0.jpeg)

![](_page_1_Figure_1.jpeg)

![](_page_2_Figure_0.jpeg)

![](_page_2_Figure_1.jpeg)

![](_page_3_Figure_0.jpeg)

## CL Design Procedure: 5 Steps Given: A specification of required functionality (as a Word description, Truth table, Boolean Equations), **Determine:** The logic diagram for an optimal circuit that provides the functionality From the Specification given, determine the number of inputs, number 1. of outputs and label them Work out the truth table specification for each output (if not given) 2. 3. Obtain an optimized\* logic expression for each outputs (using K-maps etc.). Global optimization if multiple outputs Get logic diagram and truth table of circuit used and verify that it fulfils 4. the required specification - manually or using a simulator 4. Implement with a universal gate if required \*Note: In practice, other physical parameters need also to be optimized and verified, e.g. propagation delay, area on the chip, power consumption, etc.

![](_page_4_Figure_0.jpeg)

Design Example: BCD to Excess 3 Code Converter								
1, 2: Formulation	Index	Input BCD A B C D	Output Excess-3					
<ul> <li>How many outputs we need? Name them</li> </ul>	0	0000						
$\rightarrow$ The Truth Table	2	0010	0101					
• I/P Variables	4							
- <u>BCD</u> : A,B,C,D	5 6	0101 0110	$\begin{array}{c} 1 & 0 & 0 \\ 1 & 0 & 0 \\ 1 \end{array}$					
• O/P Variables	7 8	0111	1010					
$-\frac{Excess-5}{W,X,Y,Z}$	9	1001	1100					
Don't Cares	10   ::	1010	X X X X X X X X					
- BCD codes 1010 to 1111	15	1111						

![](_page_5_Figure_0.jpeg)

![](_page_5_Figure_1.jpeg)

![](_page_6_Figure_0.jpeg)

	Design Example 1: BCD to Excess 3 Code Converter								
4. Ve	4. Verification- Get the truth table of the actual circuit implemented								
(analysis) and show it satisfies the specified truth table:									
	Input BCD	Output Excess-3							
	<b>ABCD</b>	WXYZ							
	0000	0011							
	0001	0100							
	0010	0101							
	0011	0110							
	0100	0111							
	0101	1000							
	0110	1001							
	0111	1010							
	1000	1011							
	1001	1100							
	Devery of Computer Design Funda Operation States O 2004 Person Education, Inc.								

![](_page_7_Figure_0.jpeg)

![](_page_7_Figure_1.jpeg)

![](_page_8_Figure_0.jpeg)

The Functional Blocks: Half-Adder (HA) • A 2-input (no carry input), 1-bit wide binary adder that performs the following computations: Х 0 0 1 1 Y X + 0 + Y +1 +1 + 0 1-bit Adder C S 10 00 01 01 A half adder adds two bits, giving two outputs: S & C I/Ps O/Ps The result is expressed as a X Y С S sum bit S and a carry bit C 0 0 0 0 The half adder can be specified by 1 0 0 1 the truth table  $\Rightarrow$ 1 0 0 1 Applications: 0 1 1 Use as the 1<sup>st</sup> stage of n-bit adder (no carry I/P) 1 Use two HAs to make a full adder (FA)- see later Chapter 3 - Part 1 18

![](_page_9_Figure_0.jpeg)

A full adder is similar to a carry-in bit from the lower it computes a sum bit, S an	half add <mark>: stage</mark> . 1d a carr	ler, but Like th y bit, (	: <mark>includ</mark> ne half- 2.	<mark>es a</mark> adder,	
• For a carry-in (Z) of	Z	0	0	0	0
0, it is the same as	X	0	0	1	1
the half-adder:	+ Y	+ 0	+ 1	+ 0	+ 1
	C S	00	01	01	10
<ul> <li>For a carry- in</li> <li>(Z) of 1:</li> </ul>	Z	1	1	1	1
V X	X	0	0	1	1
	+ Y	+ 0	+1	+ 0	+ 1
1-bit Adder	C S	01	10	10	11

![](_page_10_Figure_0.jpeg)

![](_page_10_Figure_1.jpeg)

![](_page_11_Figure_0.jpeg)

![](_page_11_Figure_1.jpeg)

![](_page_12_Figure_0.jpeg)

![](_page_12_Figure_1.jpeg)

![](_page_13_Figure_0.jpeg)

![](_page_13_Figure_1.jpeg)

![](_page_14_Figure_0.jpeg)

![](_page_14_Figure_1.jpeg)

![](_page_15_Figure_0.jpeg)

![](_page_15_Figure_1.jpeg)

![](_page_16_Figure_0.jpeg)

![](_page_16_Figure_1.jpeg)

![](_page_17_Figure_0.jpeg)

Binary Multiplier									
Binary multination is done in the same way as decimal multiplication.									
Multiplicand is multiplied by each bit of the multiplier. Shift results 1-bit for each bit of multiplier. Add.									
Multiplicand	1011	11							
Multiplier	<u>x 101</u>	5							
Partial Products	1011								
	- 0000								
	<u> 1011</u>								
Product	110111	55							
			36						

![](_page_18_Figure_0.jpeg)

![](_page_18_Figure_1.jpeg)

![](_page_19_Figure_0.jpeg)

![](_page_19_Figure_1.jpeg)

![](_page_20_Figure_0.jpeg)

![](_page_20_Figure_1.jpeg)

![](_page_21_Figure_0.jpeg)

![](_page_21_Figure_1.jpeg)

![](_page_22_Figure_0.jpeg)

![](_page_22_Figure_1.jpeg)

![](_page_23_Figure_0.jpeg)

![](_page_23_Figure_1.jpeg)

![](_page_24_Figure_0.jpeg)

![](_page_24_Figure_1.jpeg)

![](_page_25_Figure_0.jpeg)

![](_page_25_Figure_1.jpeg)

Example: 8-to-3 Encoder Octal-to-binary encoder restrictions At least 1 - At least 1 - At least 1 - Only 1 at a time Truth Table for Octal-to-Binary Encoder												
only 1 (and at lea	ast 1)		Inputs						Outputs			
Input line being active at a time	D <sub>7</sub>	<b>D</b> <sub>6</sub>	<b>D</b> 5	$D_4$	D <sub>3</sub>	<b>D</b> <sub>2</sub>	<b>D</b> <sub>1</sub>	Do	<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	Ao	
	0	0	0	0	0	0	0	1	0	0	0	
	0	0	0	0	0	0	1	0	0	0	1	
l ↓	0	0	0	0	0	1	0	0	0	1	0	
The 256-row	0	0	0	0	1	0	0	0	0	1	1	
truth table is	0	0	0	1	0	0	0	0	1	0	0	
thus reduced to	0	0	1	0	0	0	0	0	1	0	1	
contraction of the second	0	1	0	0	0	0	0	0	1	1	0	
Only these o	1	0	0	0	0	0	0	0	1		- 1	
• Equations: $A_0 = D_1 + D_3 + D_5 + D_7$ $A_1 = D_2 + D_3 + D_6 + D_7$ $A_2 = D_4 + D_5 + D_6 + D_7$ Ambiguitties arise if conditions above are not met: 1. O/P = 000 for: D0 active, also for no active line 2. If two lines become active simultaneously, O/P code is wrong (represents neither of them!) e.g. if both D3 and D6 are active, output=111												

![](_page_26_Figure_1.jpeg)

![](_page_27_Figure_0.jpeg)

![](_page_27_Figure_1.jpeg)

![](_page_28_Figure_0.jpeg)

![](_page_28_Figure_1.jpeg)

![](_page_29_Figure_0.jpeg)

![](_page_29_Figure_1.jpeg)

![](_page_30_Figure_0.jpeg)

![](_page_30_Figure_1.jpeg)

![](_page_31_Figure_0.jpeg)

## Implementing Combinational Functions Using Functional Blocks

- Two implementation techniques from the <u>SOm</u> <u>canonical form (no simplification)</u>:
  - Using a Decoder + OR gates
  - Using a Multiplexer + Inverters (if needed)

We always said **Canonical forms give complex** implementations!

But now we have most of the complexity "hidden" inside the "ready-made" function block !! (e.g. decoder or MUX)  $\rightarrow$  Utilize it!

Logic and Computer Design Fundamenta PowerPoint<sup>®</sup> Slides © 2004 Pearson Education, Inc.

Chapter 3 - Part 1 64

![](_page_32_Figure_0.jpeg)

![](_page_32_Figure_1.jpeg)

![](_page_33_Figure_0.jpeg)

![](_page_33_Figure_1.jpeg)

![](_page_34_Figure_0.jpeg)

![](_page_34_Figure_1.jpeg)

![](_page_35_Figure_0.jpeg)

![](_page_35_Figure_1.jpeg)

![](_page_36_Figure_0.jpeg)

![](_page_36_Figure_1.jpeg)

![](_page_37_Figure_0.jpeg)

![](_page_37_Figure_1.jpeg)

![](_page_38_Figure_0.jpeg)

![](_page_38_Figure_1.jpeg)

![](_page_39_Figure_0.jpeg)

![](_page_39_Figure_1.jpeg)