





ip)-F	lop C	haracte	eristi	ic T	Table	es	
			Tabl	e 6-7				
(a) <i>JK</i> Flip-Flop (b) <i>SR</i> Flip-Flop								
J	К	Q(t+1)	Operation	S	R	Q(t+1)	Operation	
0	0	Q(t)	No change	0	0	Q(t)	No change	
0	1	0	Reset	0	1	0	Reset	
1	0	1	Set	1	0	1	Set	
1	1	Q′(t)	Complement	1	1	?	Undefined	
		(c) <i>D</i> Flip-F	Тор		(d) <i>T</i> Flip-F	ор	
[D	Q(t+1)	Operation		Т	Q(t+1)	Operation	
(0	0	Reset		0	Q(t)	No change	
	1	1	Set		1	Q'(t)	Complement	







				I	<u>6-7</u>					
	(a) <i>JK</i> Flip-F	lop			(b) <i>SR</i> Flip	Flop			
	Q(t)	Q(t+1)	J	Κ	Q(t)	Q(t+1)	S	R		
	0	0	0	Х	0	0	0	Х		
	0	1	1	Х	0	1	1	0		
	1	0	Х	1	1	0	0	1		
_	1	1	Х	0	1	1	Х	0		
	(0	:) <i>D</i> Flip-Fl	ор			(d) 7 Flip-Flop				
	Q(t)	Q(t+1)	[D	Q(t)	Q(t+1)	-	Т		
	0	0	(0	0	0	(0		
	0	1		1	0	1		1		
	1	0	(C	1	0		1		
	1	1		1	1	1	(0		

Г









Example	- cont'd	
Solution	(cont'd):	
b) Finally, Using flop:	the characteristic equation for the A	<i>JK</i> flip-
$A(t+1) = J_A A(t+1)$	(t)' + K _A 'A(t) →	
A(t+1) = B(t)	A(t)' + (B(t)X')'A(t)	
= B(t)	A(t)' + B(t)'A(t) + XA(t)	
- Same for the B	<i>JK</i> flip-flop:	
$B(t+1) = J_B B(t)$	t)' + K _B 'B(t) →	
B(t+1) = X'B((t)' + (A(t)X' + A'(t)X)'B(t)	
B(t+1) = X'B(t)' + A(t)B(t)X + A'(t)B(t)X'	
11/26/2015	Dr. Ashraf S. Hasan Mahmoud	14



Sequence Recognizer – State Diagram • Solution (cont'd):









Sequence Recognizer – Design Using *D* Flip-Flops

Pres Sta	ent te	Input		Next State		Output			is $Q(t+1)$	= D	the se	ame as th	e desir	ed ne		
١	В	х		A B Z			state									
)	0	0		0	0	0			state							
)	0	1		0	1	0	Pre	sent	Input	Next	State	Output	<i>D</i> Flip-Flops Input			
)	1	0		0	0	0	St	ate								
)	1	1		1	1	0	Α	В	X	A	В	Z	D۸	D _R		
	0	1		0	1	1	0	0	0	0	0	0	0	0		
	1	0		1	0	0	0	0	1	0	1	0	0	1		
	1	1		1	1	0	0	0	1	0	1	0	0	1		
							0	1	0	0	0	0	0	0		
(c) <i>D</i> Flip-Flop		0	1	1	1	1	0	1	1							
Q(t)	Q	(t+1)	D		_		1	0	0	0	0	0	0	0		
0		0	0				1	0	1	0	1	1	0	1		
0		1	1					0		0	1	1	5	'		
1		0	0				1	1	0	1	0	0	1	0		
1		1	1				1	1	1	1	1	0	1	1		







Let's Check Our Design - Timing Diagram - cont'd **Important Notes** • The value of the input prior to the positive edge is the value used to generate the rest of the outputs • In other words, the input signal is sampled at the positive-edge instant minus epsilon – these samples constitute the input signal X Positive-edge triggered FFs respond to the input existing prior to the positive edge of the clock - and their output (state) lasts till the next positive edge at least • The combination logic (AND gate for this example) for producing Z responds to instantaneously to signals at the input of this combination logic - regardless of the clock signal 11/26/2015 24 Dr. Ashraf S. Hasan Mahmoud



•		<u> 50</u>	lu	tio	on	(C	<u>ont'</u>	<u>d)</u> :		-T	Jse t	he e	excit	ation tab	le foi	the J	K flip-	flop
Prese Stat	ent e	Input			Next	State	Output			<mark>-</mark>]	<mark>lo fil</mark>	l the	e J/F	C entries	for e	ach fli	<mark>p-flop</mark>	
А	В	x			А	В	Z											
0	0	0			0	0	0											
0	0	1			0	1	0	Pre	sent	Input		Ne	xt	Output	IK	Flin-	<i>IK</i> F	-lin-
0	1	0			0	0	0	St	ate	mpat		Sta	ite	output	Flon	Input	Flop	Innu
0	1	1			1	1	0		-		-	•	-	_				
1	0	0			0	0	0	A	В	Х		A	В	Z	J _A	K _A	J _B	K _B
1	0	1			0	1	1	0	0	0		0	0	0	0	Х	0	Х
1	1	0			1	0	0	0	0	1		0	1	0	0	x	1	x
1	1	1			1	1	0	0	0	1		0	'	0	0	Λ		Δ
								0	1	0		0	0	0	0	Х	Х	1
	(a)	/K Flip-F	lop					0	1	1		1	1	0	1	Х	Х	0
Q(t)		Q(t+1)	J	к				1	0	0		0	0	0	Х	1	0	Х
0		0	0	х				1	0	1		0	1	1	х	1	1	x
0		1	1	х				÷										
1		0	х	1				1	1	0		1	0	0	Х	0	Х	1
1		1	х	0				1	1	1		1	1	0	Х	0	Х	0
1	1/2	6/201	5					Dr. /	Ashra	S. Hasar	n Mah	mou	ıd				2	25











































