

# **King Fahd University of Petroleum & Minerals Computer Engineering Dept**

---

**COE 342 – Data and Computer  
Communications**

**Term 031**

**Dr. Ashraf S. Hasan Mahmoud**

**Rm 22-148-3**

**Ext. 1724**

**Email: [ashraf@ccse.kfupm.edu.sa](mailto:ashraf@ccse.kfupm.edu.sa)**

12/24/2003

Dr. Ashraf S. Hasan Mahmoud

1

## **Lecture Contents**

---

1. Flow Control
  - a. Stop-and-Wait flow control
  - b. Sliding-Window flow control
2. Error Detection (Parity Check, CRC)
3. Error Control
  - a. Stop-and-Wait ARQ
  - b. Go-Back-N ARQ
  - c. Selective-Reject ARQ
4. High-Level Data Link (HDLC)
5. Other Data Link Control Protocols

12/24/2003

Dr. Ashraf S. Hasan Mahmoud


2

## What is Data Link Control


- The logic or procedures used to convert the raw stream of bits provided by the physical layer into a "*reliable*" connection
- Requirements and Objectives:
  - Frame synchronization
  - Flow control
  - Error control
  - Addressing
  - Multiplexing data and control on connection
  - Link management

## Flow Control

- A scheme to ensure that transmitter does not overwhelm receiver with data
- Transmission of one frame:
  - $T_f$ : time to transmit frame
  - $T_{prop}$ : time for signal to propagate
  - $T_{proc}$ : time for destination to process received frame – small delay (usually ignored if not specified)
- $T_{proc}$  may be ignored if not specified



## Flow Control (2)




- The destination has a limited buffer space. How will the source know that destination is ready to receive the next frame?
- In case of errors or lost frame, the source need to retransmit frames – i.e. a copy of transmitted frames must be kept. How will the source know when to discard copies of old frames?
- Etc.

## Stop-and-Wait Protocol

- Protocol:
  - Source transmits a frame
  - After the destination receives frame, it sends ACK
  - Source, upon the receipt of ACK, can now send the next frame
- Destination can stop source by withholding the ACK
- Simple
- Animation for [Stop-and-Wait](#)
- NOTE: ONLY one frame can be in transit at any time

## Stop-and-Wait Protocol: Efficiency

- After every frame, source must wait till acknowledgment → Hence link propagation time is significant
- Total time to for one frame:  
 $T_{total} = T_f + 2T_{prop} + T_{proc} + T_{ack}$   
 if we ignore  $T_{proc}$  and  $T_{ack}$  (usually very small)  
 $T_{total} = T_f + 2T_{prop}$
- Link utilization,  $U$  is equal to  
 $U = T_f / (T_{total})$ , or  
 $= 1 / (1 + 2(T_{prop}/T_f)) = 1 / (1 + 2a)$   
 where  $a = T_{prop}/T_f = \text{length of link in bits}$
- If  $a < 1$  (i.e.  $T_f > T_{prop}$  – when 1<sup>st</sup> transmitted bit reaches destination, source will still be transmitting →  $U$  is close 100%
- If  $a > 1$  (i.e.  $T_f < T_{prop}$  – frame transmission is completed before 1<sup>st</sup> bit reaches destination →  $U$  is low
- See figure 7.2




12/24/2003

Dr. Ashraf S. Hasan Mahmoud

7

## Stop-and-Wait Protocol: Efficiency (2)

- Remember:  $a = T_{prop}/T_f = \text{length of link in bits}$
- If  $a < 1$  (i.e.  $T_f > T_{prop}$  – when 1<sup>st</sup> transmitted bit reaches destination, source will still be transmitting →  $U$  is close 100%
- If  $a > 1$  (i.e.  $T_f < T_{prop}$  – frame transmission is completed before 1<sup>st</sup> bit reaches destination →  $U$  is low
- Stop-and-Wait is efficient for links where  $a \ll 1$  (long frames compared to propagation time)



12/24/2003

Dr. Ashraf S. Hasan Mahmoud

8

## Sliding Window Protocol

- Stop-and-Wait can be very inefficient when  $a > 1$
- Protocol:
  - Assumes full duplex line
  - Source A and Destination B have buffers each of size  $W$  frames
  - For  $k$ -bit sequence numbers:
    - Frames are numbered:  $0, 1, 2, \dots, 2^k-1, 0, 1, \dots$  (modulo  $2^k$ )
    - ACKs (RRs) are numbered:  $0, 1, 2, \dots, 2^k-1, 0, 1, \dots$  (modulo  $2^k$ )
  - A is allowed to transmit up to  $W$  frames without waiting for an ACK
  - B can receive up to  $W$  consecutive frames
  - ACK  $J$  (or RR  $J$ ), where  $0 \leq J < 2^k-1$ , sent by B means B has received frames up to frame  $J-1$  and is ready to receive frame  $J$
  - B can also send RNR  $J$ : B has received all frames up to  $J-1$  and is not ready to receive any more
- Window size,  $W$  can be less or equal to  $2^k-1$

12/24/2003

Dr. Ashraf S. Hasan Mahmoud


9

## Sliding Window Protocol (2)

- Example of Sliding-Window-Protocol:  $k = 3$  bits,  $W = 7$

### Observations:

- A may tx  $W = 7$  frames (F0, F1, ..., F6)
- After F0, F1, & F2 are tx-ed, window is shrunk (i.e. can not transmit except F3, F4, ..., F6)
- When B sends RR3, A knows F0, F1 & F2 have been received and B is ready to receive F3
- Window is advanced to cover 7 frames (starting with F3 up to F1)
- A sends F3, F4, F5, & F6
- B responds with RR4 when F3 is received – A advances the window by one position to include F2



12/24/2003

Dr. Ashraf S. Hasan Mahmoud

W = distance between first unacknowledged frame and last frame that can be sent

## Sliding Window Protocol - Piggybacking

---

- When using sliding window protocol in full duplex connections:
  - Node A maintains its own transmit window
  - Node B maintains its own transmit window
  - A frame contains: data field + ACK field
  - There is a sequence number for the data field, and a sequence number for the ACK field


## Sliding Window Protocol - Efficiency

---

- Again we can distinguish two cases:
  - Case 1:  $W \geq 2a + 1$
  - Case 2:  $W < 2a + 1$

## Sliding Window Protocol - Efficiency - Case 1

- Assume  $k=3, W = 7$   
(ignoring Tack)
- Source can continuously keep transmitting!!
  - Because the ACK can arrive to source before the window is completed
- Utilization = 100%



Sending ACK0 as soon as F0 is received is the maximum help the destination can do to increase utilization

12/24/2003

Dr. Ashraf S. Hasan Mahmoud


13

## Sliding Window Protocol - Efficiency - Case 2

- Assume  $k = 3, W = 3$  (ignoring Tack)
- Source can NOT continuously keep transmitting!!
  - Because the ACK can NOT arrive to source before the window is completed

$$\text{Utilization} = \frac{W \times T_f}{T_f + 2 \times T_{prop}}$$

$$= \frac{W}{1 + 2a}$$



12/24/2003

Dr. Ashraf S. Hasan Mahmoud

14

## Sliding Window Protocol - Efficiency

---

- Refer to Appendix A
- When window size is  $W$  (for error free), link utilization,  $U$ , is given by

$$U = \begin{cases} 1 & W \geq (2a+1) \\ \frac{W}{2a+1} & W < (2a+1) \end{cases}$$

where  $a = T_{prop}/T_f$  or length of link in bits

- Sliding window protocol can achieve 100% utilization if  $W \geq (2a + 1)$


## Sliding Window Protocol

---

- Animation for Sliding Window protocol
- Sliding Window Protocol Simulation  
(<http://www.cs.stir.ac.uk/~kjt/software/comms/jasper/SWP3.html>)



## Error Detection



$$\text{Prob [ k bits in error in frame ]} = \binom{F}{k} (BER)^k (1 - BER)^{F-k}$$

## Error Detection – cont'd

- Hence, for a frame of F bits,


$$\begin{aligned} \text{Prob [frame is correct]} &= \text{Prob [ 0 bits in error ]} \\ &= (1-BER)^F \end{aligned}$$

$$\begin{aligned} \text{Prob [frame is erroneous]} &= \text{Prob[ 1 OR MORE bits in error]} \\ &= 1 - \text{Prob[ 0 bits in error]} \\ &= 1 - (1-BER)^F \end{aligned}$$


Or

$$\begin{aligned} \text{Prob [frame is erroneous]} &= \text{Prob [1 bit in error]} + \\ &\quad \text{Prob[2 bits in error]} + \dots + \\ &\quad \text{Prob[F bits in error]} \\ &= 1 - \text{Prob[ 0 bits in error]} \\ &= 1 - (1-BER)^F \end{aligned}$$

## Error Detection (2)



## Cyclic Redundancy Check (CRC)



- Modulo 2 arithmetic (like XOR) is used to generate the FCS:
  - $0 \oplus 0 = 0; 1 \oplus 0 = 1; 0 \oplus 1 = 1; 1 \oplus 1 = 0$
  - $1 \times 0 = 0; 0 \times 1 = 0; 1 \times 1 = 1$

## CRC – Mapping Binary Bits into Polynomials

---

- Consider the following k-bit word or frame and its polynomial equivalent:

$$b_{k-1} b_{k-2} \dots b_2 b_1 b_0 \rightarrow b_{k-1}x^{k-1} + b_{k-2}x^{k-2} + \dots + b_1x^1 + b_0$$

where  $b_i$  ( $k-1 \leq i \leq 0$ ) is either 1 or 0

- Example1: an 8 bit word  $M = 11011001$  is represented as  $M(x) = x^7 + x^6 + x^4 + x^3 + 1$

## CRC – Mapping Binary Bits into Polynomials - cont'd

---

- Example2: What is  $x^4M(x)$  equal to?


$x^4M(x) = x^4(x^7 + x^6 + x^4 + x^3 + 1) = x^{11} + x^{10} + x^8 + x^7 + x^4$ , the equivalent bit pattern is 110110010000 (i.e. four zeros added to the left of the original M pattern)

- Example3: What is  $x^4M(x) + (x^3 + x + 1)$ ?

$x^4M(x) + (x^3 + x + 1) = x^{11} + x^{10} + x^8 + x^7 + x^4 + x^3 + x + 1$ , the equivalent bit pattern is 110110011011 (i.e. pattern 1011 =  $x^3 + x + 1$  added to the left of the original M pattern)

## CRC Calculation

- $T = (k+n)$ -bit frame to be tx-ed,  $n < k$
- $M = k$ -bit message, the first  $k$  bits of frame  $T$
- $F = n$ -bit FCS, the last  $n$  bits of frame  $T$
- $P =$  pattern of  $n+1$  bits (a predetermined divisor)



Note:

- $T(x)$  is the polynomial (of  $k+n-1^{\text{st}}$  degree or less) representation of frame  $T$
- $M(x)$  is the polynomial (of  $k-1^{\text{st}}$  degree or less) representation of message  $M$
- $F(x)$  is the polynomial (of  $n-1^{\text{st}}$  degree or less) representation of FCS
- $P(x)$  is the polynomial (of  $n^{\text{th}}$  degree or less) representation of the divisor  $P$
- $T(x) = X^n M(x) + F(x)$  – refer to example 3 on previous slide

12/24/2003

Dr. Ashraf S. Hasan Mahmoud

23

## CRC Calculation (2)

- Design: frame  $T$  such that it divides the pattern  $P$  with no remainder?
- Solution: Since the first component of  $T$ ,  $M$ , is the data part, it is required to find  $F$  (or the FCS) such that  $T$  divides  $P$  with no remainder

Using the polynomial equivalent:

$$T(x) = X^n M(x) + F(x)$$

One can show that  $F(x) =$  remainder of  $x^n M(x) / P(x)$

i.e if  $x^n M(x) / P(x)$  is equal to  $Q(x) + R(x)/P(x)$ , then  $F(x)$  is set to be equal to  $R(x)$ .

Note that:

Polynomial of degree  $k+n$

----- = polynomial of degree  $k$  + remainder polynomial of degree  $n-1$

Polynomial of degree  $n$

12/24/2003


Dr. Ashraf S. Hasan Mahmoud

24





# CRC – Transmitter Circuit



□ = 1-bit shift register    ⊕ = Exclusive-OR circuit

Shift register circuit for dividing by  
 $P = X^5 + X^4 + X^2 + 1$

(a) Shift-register implementation

	$C_4$	$C_3$	$C_2$	$C_1$	$C_0$	$C_4 \oplus C_3$	$C_4 \oplus C_1$	$C_4 \oplus \text{input}$	input	
Initial	0	0	0	0	0	0	0	1	1	} Message to be sent
Step1	0	0	0	0	1	0	0	0	0	
Step2	0	0	0	1	0	0	1	1	1	
Step3	0	0	1	0	1	0	0	0	0	
Step4	0	1	0	1	0	1	1	0	0	
Step5	1	0	1	0	0	1	1	1	0	} Five zeros added
Step6	1	1	1	0	1	0	1	0	1	
Step7	0	1	1	1	0	1	1	1	1	
Step8	1	1	1	0	1	0	1	1	0	
Step9	0	1	1	1	1	1	1	1	1	
Step10	1	1	1	1	1	0	0	1	0	
Step11	0	1	0	1	1	1	1	0	0	
Step12	1	0	1	1	0	1	0	1	0	
Step13	1	1	0	0	1	0	1	1	0	
Step14	0	0	1	1	1	0	1	0	0	
Step15	0	1	1	1	0	1	1	0	—	

(b) Example with input of 1010001101

# CRC – Receiver Circuit

- Tx-er transmits frame T




Figure 7.7 General CRC Architecture to Implement Divisor  
 $1 + A_1X + A_2X^2 + \dots + A_{n-1}X^{n-1} + X^n$

## **Cyclic Redundancy Check (CRC)**

---

- Animation for [CRC Calculation](#)

## **Example: Problem 7-12**

---


A CRC is constructed to generate a 4-bit FCS for an 11-bit message. The generator polynomial is  $X^4+X^3+1$

- a) Draw the shift register circuit that would perform this task (see figure 7.6)
- b) Encode the data bit sequence 10011011100 (leftmost bit is the LSB) using the generator polynomial and give the code word
- c) Now assume that bit 7 (counting from the LSB) in the code word is in error and show that the detection algorithm detects the error



## Example: Problem 7-12 - solution

a)




12/24/2003

Dr. Ashraf S. Hasan Mahmoud

33

## Example: Problem 7-12 - solution

b)



Size of M = 11  
 Size of P = 4+1= 5  
 Size of R or FCS = 4  
 Size of T = 4+11=15

$$M(X) = X^8 + X^7 + X^6 + X^4 + X^3 + 1$$

$$P(X) = X^4 + X^3 + 1$$

→ R = 0 1 0 0 or  $R(X) = X^2$

Transmitted Frame T = 001110110010100

$$T(X) = X^4M(X) + R(X) = X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^4 + X^2$$

### Notes:

1.  $X^4M(X)/P(X) = Q(X) + R(X)/P(X)$ , where  $Q(X) = X^8 + X^5 + X^3 + X^2$  (as seen from the long division process)
2. One can verify that  $P(X)Q(X) + R(X)$  is indeed equal to  $X^4M(X)$  {note that for the addition of polynomial terms modulo-2 applies; i.e.  $X^9 + X^9 = 0$ }

12/24/2003

Dr. Ashraf S. Hasan Mahmoud

34

## Example: Problem 7-12 - solution

- c) Received frame (LSB from the left) = 0 0 1 0 1 0 0 1 0 1 1 1 0 0  
 dividing by P yields a nonzero remainder → error is detected  
 Remainder = 0111

$$\begin{array}{r}
 \begin{array}{c} 1 \\ \uparrow \\ P \end{array} \quad \begin{array}{r} 1 \ 1 \ 0 \ 0 \ 1 \end{array} \mid \begin{array}{r} 0 \ 0 \ 1 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0 \ 1 \ 1 \\ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \end{array} \quad \leftarrow \text{RECEIVED FRAME} \\
 \underline{1 \ 1 \ 0 \ 0 \ 1} \phantom{0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0} \\
 1 \ 0 \ 0 \ 0 \ 0 \\
 \underline{1 \ 1 \ 0 \ 0 \ 1} \phantom{0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0} \\
 1 \ 0 \ 0 \ 1 \ 0 \\
 \underline{1 \ 1 \ 0 \ 0 \ 1} \phantom{0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0} \\
 1 \ 0 \ 1 \ 1 \ 1 \\
 \underline{1 \ 1 \ 0 \ 0 \ 1} \phantom{0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0} \\
 1 \ 1 \ 1 \ 0 \ 0 \\
 \underline{1 \ 1 \ 0 \ 0 \ 1} \phantom{0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0} \\
 1 \ 0 \ 1 \ 1 \ 0 \\
 \underline{1 \ 1 \ 0 \ 0 \ 1} \phantom{0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0} \\
 1 \ 1 \ 1 \ 1 \ 0 \\
 \underline{1 \ 1 \ 0 \ 0 \ 1} \phantom{0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0} \\
 1 \ 1 \ 1 \\
 \leftarrow \text{NON ZERO REMAINDER}
 \end{array}$$

## Error Control

- Types of Errors:
  - Lost frame
  - Damaged frame
- Error control Techniques (Automatic Repeat Request - ARQ):
  - Error detection – discussed previously
  - +ve ACK
  - Retransmission after timeout
  - -ve ACK and retransmission
- ARQ Procedures: convert an unreliable data link into a reliable one.
  - Stop-and-wait
  - Go-back-N
  - Selective-reject



## Selective-Reject ARQ

---

- In contrast to Go-Back-N, the only frames retransmitted are those that receive –ve ACK (called SREJ) or those that time out
- More efficient:
  - Rx-er must have large enough buffer to save *post-SREJ* frames
  - Buffer manipulation – re-insertion of out-of-order frames


## Window Size for Selective-Reject ARQ – Why?

---

- Window size: should be less or equal to half range of sequence numbers
  - For n-bit sequence numbers, Window size is  $\leq 2^{n-1}$  (remember sequence numbers range from 0,1, ...,  $2^n-1$ )
- Why? See next example

## Window Size for Selective-Reject ARQ – Why? (2)


- Example: Consider 3-bit sequence number and window size of 7



## Go-Back-N/Selective-Reject ARQ Examples

- With Go-back-N frames 4,5 and 6 are retransmitted
- With Selective-Reject only frame 4 is retransmitted

Did this lost RR7 affect flow?  
How did the link recover?




## Example: Problem 7-17

**7-17:** Two neighboring nodes A and B use a sliding-window protocol with a 3-bit sequence numbers. As the ARQ mechanism, go-back-N is used with a window size of 4. Assuming A is transmitting and B is receiving, show the window positions for the following succession of events:

- Before A sends any frames
- After A sends frame 0, 1, 2 and B acknowledges 0, 1 and the ACKs are received by A
- After A sends frames 3, 4, and 5 and B acknowledges 4 and the ACK is received by A

## Example: Problem 7-17 - Solution



## High-Level Data Link Control Protocol (HDLC)

---

- One of the most important data link control protocols
- Basic Characteristics:
  - Primary Station: issues *commands*
  - Secondary Station: issues *responses* – operates under the control of a primary station
  - Combined Station: issues commands and responses
- Two link configurations are defined:
  - Unbalanced: one primary plus one or more secondary
  - Balanced: two combined (functions as primary and/or secondary) stations

12/24/2003

Dr. Ashraf S. Hasan Mahmoud

45

## High-Level Data Link Control Protocol (HDLC) (2)

---

- Three transfer modes are defined:
  - Normal Response Mode (NRM) – used in unbalanced conf.; secondary may only tx data in response to a command from primary
  - Asynchronous Balanced Mode (ABM) – used in balanced conf.; either combined station may tx data without receiving permission from other station
  - Asynchronous Response Mode (ARM) – used in unbalanced conf.; Secondary may initiate data tx without explicit permission; primary still retains line control (initialization, error recovery, ...)
- Animation for HDLC

12/24/2003


Dr. Ashraf S. Hasan Mahmoud

46

## HDLC - Applications

- NRM:
  - Point-multi-point (multi-drop line): one computer (primary) polls multiple terminals (secondary stations)
  - Point-to-point: computer and a peripheral
- ABM: most widely used (no polling involved)
  - Full duplex point-to-point
- ARM: rarely used


## HDLC – Frame Structure – Flag Field



- Flag Field: unique pattern 01111110
  - Used for synchronization
  - To prevent this pattern from occurring in data → *bit stuffing*
    - Tx-er inserts a 0 after each 5 1s
    - Rx-er, after detecting flag, monitors incoming bits – when a pattern of 5 1s appears; the 6<sup>th</sup>/7<sup>th</sup> bit are checked:
      - If 0, it is deleted
      - If 10, this is a flag
      - If 11, this is an ABORT
- Pitfalls of bit stuffing: one bit errors can split one frame into two or merge two frames into one



## HDLC – Frame Structure - Address Field




- Address field identifies the secondary station that transmitted or is to receive frame
- Not used (but included for uniformity) for point-to-point links
- Extendable – by prior arrangement
- Address = 11111111 (single octet) used for broadcasting; i.e. received by all secondary stations

12/24/2003

Dr. Ashraf S. Hasan Mahmoud

49

## HDLC – Frame Structure - Control Field




- First 2 bits of field determine the type of frame
  - Information frame (I): carry user data (upper layers) – flow and error control info is piggybacked on these frames as well
  - Supervisory frame (S): carry flow and error control info when there is no user data to tx
  - Unnumbered frame (U): provide supplementary link control

12/24/2003

Dr. Ashraf S. Hasan Mahmoud

50

## HDLC – Frame Structure - Control Field (2)



- "Set-mode" command → extends control field to 16 bit for S and I frames
- Extension: 7-bit sequence numbers rather than 3-bit ones
- Unnumbered frames always use 3-bit sequence numbers

## HDLC – Frame Structure – Information/FCS Fields

- Information field:
  - Present ONLY in I-frames and some U-frames
  - Contains integer number of octets
  - Length is variable – up to some system defined maximum
- FCS field:
  - Error detecting code
  - Calculated from ALL remaining bits in frame
  - Normally 16 bits (CRC-CCITT polynomial =  $X^{16}+X^{12}+X^5+1$ )
  - 32-bit optional FCS

# HDLC Operation

- Initialization
  - One side signals to the other the need for initialization
  - Specifies which of the three modes to use: NRM, ABM, or ARM
  - Specifies 3- or 7-bit sequence numbers
  - The other side can accept by sending unnumbered acknowledgment (UA)
  - The other side can reject by sending - A disconnected mode (DM) frame is sent
- Data Transfer
  - Exchange of I-frames: data and can perform flow/error control
  - S-frames can be used as well: RR, RNR, REJ, or SREJ
- Disconnect
  - DISC frame → UA

12/24/2003

Dr. Ashraf S. Hasan Mahmoud

53

# HDLC – Operation

## a) Link Setup & Disconnect:


- SABM command – starts timer
- B responds with UA (or DM if not interested)
- A receives UA and initializes its variables
- To disconnect: issue DISC command

## b) Two-Way Data Exchange:

- Full-duplex exchange of I-frames

## c) Busy Condition:

- Note the use of the P and F bits



(a) Link setup and disconnect

(b) Two-way data exchange

(c) Busy condition

12/24/2003

Dr. Ashraf S. Hasan Mahmoud

54


## HDLC – Operation (2)

### a) Reject Recovery:

- I-frame 4 was lost
- B receives I-frame 5 (out of order) – responds with REJ 4
- A resend I-frame 4 and all subsequent frames (Go-back-N)

### b) Timeout Recovery:

- A sends I-frame 3 – but it is lost
- Timer expires before acknowledgement arrives
- A polls Node B
- B responds indicating it is still waiting for frame 3 – B set the F bit because this a response to A's solicitation



12/24/2003

Dr. Ashraf S. Hasan Mahmoud

55

## Other Data Link Control Protocols

- Link Access Procedure – Balanced (LAPB):
  - Part of X.25 packet-switching interface standard
  - Subset of HDLC – only ABM is provided
  - Designed for point-to-point
  - Frame format is same as HDLC
- Link Access Procedure – D-Channel (LAPD):
  - Part of ISDN – functions on the D-channel
  - 7-bit sequence numbers only
  - FCS field is always 16-bit
  - 16-bit address fields (two sub-addresses)

12/24/2003

Dr. Ashraf S. Hasan Mahmoud

56

## Other Data Link Control Protocols (2)

---

- Logical Link Control (LLC):
  - Part of IEEE802 family for LANs
  - Different frame format than HDLC
- Link Access Control Protocol for Frame-Mode Bearer Service (LAPF):
  - Designed for Frame Relay Protocol
  - Provides only ABM mode
  - Only 7-bit sequence numbers
  - Only 16-bit CRC field
  - Address field is 16, 24, or 32 bits long – containing a 10-bit, 16-bit, or 23-bit data link connection identifier (DLCI)
  - No control field – I.e. CANNOT do flow or error control (remember that frame relay was designed for fast and reliable connections!)

## Other Data Link Control Protocols (3)

---

- Asynchronous Transfer Mode (ATM):
  - Like frame relay designed for fast and reliable links
  - NOT based on HDLC
  - New frame format – called CELL (53 bytes: 48 Bytes for payload or user data and 5 Bytes for overhead)
  - Cell has minimal overhead
  - NO error control for payload

## Other Data Link Control Protocols (4)

- Frame Formats

Flag	Address	Control	Information	FCS	Flag
8	8n	8 or 16	variable	16 or 32	8

(a) HDLC, LAPB

Flag	Address	Control	Information	FCS	Flag
8	16	16*	variable	16	8

(b) LAPD

MAC control	Dest. MAC address	Source MAC address	DSAP	SSAP	LLC control	Info.	FCS
variable	16 or 48	16 or 48	8	8	16*	variable	32

(c) LLC/MAC

Flag	Address	Control	Information	FCS	Flag
8	16, 24, or 32	16*	variable	16	8

(d) LAPP (control)

Flag	Address	Information	FCS	Flag
8	16, 24, or 32	variable	16	8

(e) LAPP (core)

Generic flow control	Virtual path identifier	Virtual channel identifier	Control bits	Header error control	Information
4	8	16	4	8	384

(f) ATM

## Textbook Problems of INTEREST

- **Textbook: 7-2, 7-3, 7-4, 7-5, 7-9, 7-11, 7-12, 7-17, 7-20, 7-26**
- **There is no homework for this chapter – but the above list is *a good example* of potential final exam problems!**