


HW# 4

(a) Library Cells:

AND2 with cost = 2
 AND3 with cost = 3
 AND4 with cost = 4

(b)




The library has the following cells and pattern graphs:

ID	Cell	Pattern Graph	cost
t1	AND2		2
t2	AND3		3
t3	AND4		4


The following table shows the possible matches for each vertex and the corresponding cover cost:

vertex	Match	Rate	Cost
K	t ₁	AND ₂ (a,b)	2
n	t ₁	AND ₂ (d,e)	2
o	t ₁	AND ₂ (f,g)	2
l	t ₁	AND ₂ (i,j)	2
m	t ₁	AND ₂ (c,k)	2 + 2 = 4
	t ₂	AND ₃ (c,a,b)	3
p	t ₁	AND ₂ (l,h)	2 + 2 = 4
	t ₂	AND ₃ (c,j,h)	3
q	t ₁	AND ₂ (m,n)	2 + 3 + 2 = 7
	t ₂	AND ₃ (c,k,n)	3 + 2 + 2 = 7
	t ₂	AND ₃ (m,d,e)	3 + 3 = 6
	t ₃	AND ₄ (c,k,d,e)	4 + 2 = 6
	t ₃	AND ₄ (c,a,b,n)	4 + 2 = 6
r	t ₁	AND ₂ (o,p)	2 + 2 + 3 = 7
	t ₂	AND ₃ (f,g,p)	3 + 3 = 6
	t ₂	AND ₃ (o,l,h)	3 + 2 + 2 = 7
	t ₃	AND ₄ (f,g,l,h)	4 + 2 = 6
	t ₃	AND ₄ (o,i,j,h)	4 + 2 = 6
s	t ₁	AND ₂ (q,r)	2 + 6 + 6 = 14
	t ₂	AND ₃ (m,n,r)	3 + 3 + 2 + 6 = 14
	t ₂	AND ₃ (q,o,p)	3 + 6 + 2 + 3 = 14
	t ₃	AND ₄ (m,n,o,p)	4 + 3 + 2 + 2 + 3 = 14
	t ₃	AND ₄ (c,k,n,r)	4 + 2 + 2 + 6 = 14
	t ₃	AND ₄ (q,o,l,h)	4 + 6 + 2 + 2 = 14
	t ₃	AND ₄ (q,f,g,p)	4 + 6 + 3 = 13
	t ₃	AND ₄ (m,d,e,r)	4 + 3 + 6 = 13


An optimum mapping of the given decomposition has a cost of 13. There are several minimum coverings. One minimum cover is:




- (ii) No, this is not the best implementation possible. The following implementation has a cost of 12:




The following decomposition leads to the minimum solution of cost 12



(iii) The pattern trees for the 4-input AND gate cell that need to be stored in the library assuming 2-input AND gates as base functions:



(iv) Assume that the AND4 cell is $f = abcd$ since all the four variables are symmetric
 $C_4 = \{a, b, c, d\} \Rightarrow |C_4| = 1$, only one RBD needs to be stored as shown below:





Q2

(c) pattern trees of the library cells using NAND2 and INV as base functions


ID	cell	gate implementation	Pattern trees	cost
t1	INV			2
t2	NAND2			3.5
t3	NOR2			3
t4	AOI21			4
t5	AOI22			5
t6	OAI21			4
t7	OAI22			5

(ii) Decomposition of network using NAND2 and INV cells



(iii) As shown in the previous page, the decomposed network is partitioned into 4 subject graphs, each one will be mapped separately.


(iv) Minimum Cover



vertex	match	Gate	cost
i1	t1	INV(a)	2
i2	t1	INV(b)	2
i3	t2	NAND2(i1, i2)	3.5 + 2 + 2 = 7.5
i4	t1	INV(i3)	2 + 7.5 = 9.5
	t3	NOR2(a, b)	3
i5	t2	Nand2(d, e)	3.5
i6	t2	Nand2(i4, c)	3.5 + 3 = 6.5
i7	t1	INV(i6)	2 + 6.5 = 8.5
i8	t2	Nand2(i5, [3])	3.5 + 3.5 = 7
i9	t2	Nand2(i7, i8)	3.5 + 8.5 + 7 = 19
x	t4	AND2I(i6, i5, [3])	4 + 6.5 + 3.5 = 14
	t1	INV(i9)	2 + 19 = 21

So, the minimum cost is 14 for this subject graph.


Next, we consider the second subject graph



vertex	match	gate	cost
e10	t1	INV(h)	2
e11	t1	INV(i)	2
[3]	t2	NAND2(e10, e11)	3·5 + 2 + 2 = 7·5

So, the minimum cost for this subject graph is 7.5.


Then, we consider the third subject graph



vertex	match	gate	cost
e12	t1	INV([3])	2
e13	t1	INV(g)	2
e14	t2	NAND2(e12, e13)	3·5 + 2 + 2 = 7·5
e15	t1	INV(f)	2
e16	t2	NAND2(e14, e15)	3·5 + 7·5 + 2 = 13
	t6	OR2I([3], g, e15)	4 + 2 = 6
Y	t1	INV(e16)	2 + 6 = 8
	t4	AOI2I(e12, e13, f)	4 + 2 + 2 = 8

So, the minimum cover has a cost of 8.

Finally, we find a minimum cover for the last subject graph



vertex	match	gate	cost
c17	t1	INV(K)	2
c18	t1	INV(L)	2
c19	t2	Nand2(c17, c18)	3·5 + 2 + 2 = 7·5
c20	t1	INV(c19)	2 + 7·5 = 9·5
c21	t3	NOR2(K, L)	3
c22	t2	Nand2(c20, j)	3·5 + 3 = 6·5
c23	t2	Nand2(c21, m)	3·5 + 6·5 = 10
c24	t2	Nand2(c22, n)	3·5 + 10 = 13·5
Z	t1	Nand2([3], c23)	3·5 + 13·5 = 17
Z	t1	INV(c24)	2 + 17 = 19

So, the minimum cost for mapping this graph is 19.


The overall cost of mapping the whole network

$$\text{is } 14 + 7\cdot5 + 8 + 19 = \underline{\underline{48\cdot5}}$$


(v) we will consider each subject graph for possible optimization by inserting a cascade of inverters

For the first subject graph, no possible reductions in the area cost.


However, for the second subject graph inserting two inverters at the output will reduce the cost from 7.5 to 5 as shown below:



For the third subject graph, inserting two inverters at 014 reduces the cost from 8 to 6 as shown below:




The cost of the fourth graph can be reduced from 19 to 16 by inserting inverter pairs at node [3] as shown below; INV



Thus, the total cost of the reduced solution is

$$14 + 5 + 6 + 16 = \underline{\underline{41}}$$

(v) using the command map -s -m 0 , SIS produces the following solution with a cost of 36.5



Note that this solution is obtained by taking advantage of inverter optimization across the whole circuit and not just the local subgraph.