COE 306, Term 171

Introduction to Embedded Systems

**Assignment# 3**

**Due date: Saturday, Nov. 18, 2017**

# A memory device is read by putting a read request on the bus for a single bus cycle using a **R/W'** signal. The memory device then puts the read data on the bus on the next clock cycle. The memory asserts a **Ready** signal to indicate that the data is ready. We would like to read four consecutive 32-bit words at memory addresses 0x1000, 0x1004, 0x1008, and 0x100C. Assume that the data bus is 32-bit wide.

1. Use a timing diagram to show the bus signals required to read the four locations using non-burst requests. Show the bus clock, the address, the read data, and any other required signals. Assume that while reading the address 0x1004 the memory will not be ready for one clock cycle.
2. Assuming a fixed burst size of 4 using incrementing address, use a timing diagram to show the required bus signals to read the two locations using burst requests. Assume that an active-low burst signal must be asserted for a single cycle only for each burst read request. Assume that the starting burst address is put only at the request of the burst and other addresses do not need to be sent during a burst transfer. Assume that each consecutive data in a burst will be ready in the consecutive cycle after the previous data as long as memory is ready. Assume that while reading the address 0x1004 the memory will not be ready for one clock cycle.

# We would like to investigate the performance of a bus system in relation to a digital audio application. Digital audio is specified by three main parameters:

* 1. Number of channels, e.g. stereo audio uses two channels.
  2. Sampling rate: number of digital samples per second.
  3. Sample size (or bit depth): number of bits per sample.

Assume that a system bus that runs at 1 MHz, and requires a total of 4 cycles to complete a single 16-bit transfer. Assuming uncompressed 6-channel audio (5.1 speaker configuration), what is the best combination of sampling rate and sample size that can be handled by this system bus? Justify your choice.

Typical sampling rates: 16 kHz, 22.05 kHz, 32 kHz, 44.1 kHz (Audio CD), 48 kHz (DVD). Typical sample sizes: 8-bit, 16-bit (Audio CD), 20-bit, 24-bit, 32-bit.

# A real-time system receives data through an I/O device, the CPU processes the data, then the results of the processing are transferred to system memory. The I/O device, the CPU, and the memory controller are all on the same system bus, which runs at 1MHz. The CPU runs at 5 MHz. Each bus transaction (transfer) between any two devices on the bus takes 4 bus cycles, 1 of which is used to transfer data, and the remaining cycles are used by the bus protocol. The bus has 32 data lines, transferring 32 bits per data-transfer cycle.

# The I/O device receives 1024 bytes at a time. While processing the received data, for each received byte, the CPU generates 4 bytes. Only generated data is transferred from the CPU to system memory.

# If the I/O device receives new data at a rate of 100 times per second (1024 bytes each), how many CPU cycles can be spent processing each byte without violating the real-time requirements?

# Assume that the memory is fast enough to handle any requests received by the memory controller.

# Use PWM with 3 channels connected to an RGB-LED to display the basic colors: Red, Green, Blue, Yellow, Cyan, Magenta and White with intensity varying form low to high. Consult the datasheet of the RGB-LED to identify the needed resistor values to be connected to the RGB pins to get proper colors displayed. Include the code of your solution along with a video link demonstrating desired functionality.