

COE 202, Term 151  
Digital Logic Design

Quiz# 4


Date: Tuesday, Nov. 3

**Q1.** It is required to design a Tripler circuit. The circuit receives an  $n$ -bit number  $X$  and computes the result  $Y=3*X$ .


- a. If the input is an  $n$ -bit unsigned number, what is the size of the output “ $y$ ” in bits?

$n+2$

- b. The circuit can be constructed using  $n$  identical copies of the basic 1-bit cell shown to the right. The cell processes one input bit ( $X_i$ ) and produces one output bit ( $Y_i$ ) and two output carry bits ( $CO_0$  and  $CO_1$ ). To allow for cascading  $n$  such cells to implement an  $n$ -bit Tripler, the basic cell also accepts two input carry bits ( $CI_0$  and  $CI_1$ ). **When the output carry equals 1 then  $CO_1 CO_0 = 01$ , while when it equals 2 then  $CO_1 CO_0 = 10$ .**



The Figure below shows how a 4-bit Tripler circuit is implemented using 4 copies of the basic 1-bit cell.



Derive the truth table for the basic one-bit cell.

(Hint: As the initial input carries = 00, the maximum carry from one cell to the next is 2)

Truth Table:

$x_i$	$C_{I1}$	$C_{I0}$	$C_{O1}$	$C_{O0}$	$y_i$
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	x	x	x
1	0	0	0	1	1
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	x	x	x

c. Derive a minimized sum-of-product expressions for the outputs of the basic one-bit cell.

		$C_{I1} C_{I0}$			
$x_i$		00	01	11	10
0		0	0	x	0
1		0	1	x	1

$$C_{O1} = x_i C_{I1} + x_i C_{I0}$$

		$C_{I1} C_{I0}$			
$x_i$		00	01	11	10
0		0	0	x	1
1		1	0	x	0

$$C_{O0} = \bar{x}_i C_{I1} + x_i \bar{C}_{I1} \bar{C}_{I0}$$

		$C_{I1} C_{I0}$			
$x_i$		00	01	11	10
0		0	1	x	0
1		1	0	x	1

$$y_i = \bar{x}_i C_{I0} + x_i \bar{C}_{I0}$$

Q2.

a. Fill in all blank cells in the two tables below. All binary representations use 7 bits

Binary	Equivalent decimal value with the binary interpreted as:			
	Unsigned number	Signed-magnitude number	Signed-1's complement number	Signed-2's complement number
1011010	90	-26	-37	-38

Decimal	Binary representation in:		
	Signed-magnitude notation	Signed-1's complement notation	Signed-2's complement notation
-59	1111011	1000100	1000101

b. Using 2's-complement signed arithmetic in **5 bits**, perform the following operations in binary. Show all your work. Verify that you get the expected decimal results.

Check for overflow and mark clearly any occurrences of it.

<p>(i)</p> $\begin{array}{r} 11010 \\ + 11001 \\ \hline 10011 \end{array}$ <p><math>-6</math> <math>+ -7</math> <math>-13</math></p> <p><math>= -01101 = -13 \checkmark</math> No overflow</p>	<p>(ii)</p> $\begin{array}{r} 00101 \\ - 10100 \\ \hline 10001 \end{array}$ <p><math>+5</math> <math>- -12</math> <math>+17 &gt; +15 \rightarrow</math> overflow expected</p> <p><math>00101</math> <math>+ 01100</math> <math>0 \leftarrow 10001</math></p> <p><math>c_n \oplus c_{n+1} = 1</math> <math>\therefore</math> overflow</p>
<p>(iii)</p> $\begin{array}{r} (+5) \quad 00101 \\ + (-9) \quad + 10111 \\ \hline -4 \quad 0 \leftarrow 1100 \end{array}$ <p><math>= -00100</math> <math>= -4 \checkmark</math></p> <p>No overflow</p>	<p>(iv)</p> $\begin{array}{r} (-6) \quad 11010 \\ - (+8) \quad - 01000 \\ \hline -14 \quad 11010 \\ + 11000 \\ \hline 1 \leftarrow 10010 \end{array}$ <p><math>= -01110</math> <math>= -14 \checkmark</math></p> <p>No overflow</p>

c. When doing signed 2's complement arithmetic in **6 bits**, the *smallest* binary number that will cause overflow when subtracted from  $101000)_2$  is  $001001)_2$

$$\begin{aligned} & \downarrow \\ & = -011000 \\ & = -24 \end{aligned}$$

$$\begin{aligned} \therefore -24 - x &= -33 \\ x &= -24 + 33 = +9 \\ &= 001001 \end{aligned}$$