

King Fahd University of Petroleum and Minerals
College of Computer Science and Engineering
Computer Engineering Department

COE 202: Digital Logic Design (3-0-3)
Term 131 (Fall 2013)
Major Exam II
Saturday November 30, 2013

Time: 120 minutes, Total Pages: 12

Name: _____ **ID:** _____ **Section:** _____

Notes:

- Do not open the exam book until instructed
- **Calculators are not allowed** (*basic, advanced, cell phones, etc.*)
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

Question	Maximum Points	Your Points
1	14	
2	8	
3	20	
4	12	
5	15	
6	16	
Total	85	

Question 1.**(14 points)**

For the following Boolean function shown in the K-map:


$$F(A, B, C, D) = \sum m(0, 1, 2, 3, 5, 7, 8, 10, 11, 13, 14, 15)$$

- Identify all possible *prime implicants* of F and indicate which of these is essential.
- Simplify the Boolean function F into a minimal sum-of-products expression.
- Simplify the Boolean function F into a minimal product-of-sums expression.

		CD			
		00	01	11	10
AB	00	1	1	1	1
	01	0	1	1	0
	11	0	1	1	1
	10	1	0	1	1

Question 2.**(8 Points)**

It is required to design a circuit to compute the equation $Z=2*X-Y$, where X and Y are two n -bit unsigned numbers. The circuit can be designed in a modular manner where it is designed for one bit and replicated n times. A 1-bit circuit block diagram is given below:




The meaning of the values of B_i and C_i is given in the table below:

B_i	C_i	Meaning
0	0	There is no carry or borrow
0	1	There is a carry of 1
1	0	There is a borrow of 1
1	1	This condition does not occur

For example, if $X_i=1$ and $Y_i=1$, then we should have $Z_i=1$, $B_{i+1}=0$ and $C_{i+1}=0$. If $X_i=0$ and $Y_i=1$, then we should have $Z_i=1$, $B_{i+1}=1$ and $C_{i+1}=0$.

The figure below shows how a 4-bit $Z=2*X-Y$ circuit is implemented using 4 copies of the basic 1-bit cell.



Derive the truth table for the basic one-bit cell. You do not need to derive the equations for the circuit.

Question 3.**(20 Points)**

a. Fill in all blank cells in the two tables below.

Binary	Equivalent decimal value with the binary interpreted as:				
	Unsigned number	Signed-magnitude number	Signed-1's complement number	Signed-2's complement number	BCD number
10000000					

Decimal	Binary representation in 8 bits:		
	Signed-magnitude notation	Signed-1's complement notation	Signed-2's complement notation
-75			

b. Using 2's-complement signed arithmetic in 5 bits, do the following operations **in binary**. Show all your work, and:- Verify that you get the expected decimal results.- Check for overflow and mark clearly any overflow occurrences.


(i)	(ii)
$\begin{array}{r} 00111 \\ - 10101 \\ \hline \end{array}$	$\begin{array}{r} 10110 \\ - 10011 \\ \hline \end{array}$
(iii)	(iv)
$\begin{array}{r} (+6) \\ + (-11) \\ \hline \end{array}$	$\begin{array}{r} (-9) \\ - (+7) \\ \hline \end{array}$

c. Consider the signed 2's complement arithmetic operation $A - B$ in 6 bits. With $B = 101100$, the largest value allowed for A in order to avoid the occurrence of overflow is (_____)2.


Question 4.

(12 Points)

1. (4 points) Considering the following circuit, provide a minimized SOP expression of $F(A, B, C, D)$.




2. (4 points) Using only NAND gates, redraw the following circuit to show a multi-level NAND circuit. Only the **true** form of each input variable is available.



3. **(4 points)** Implement $F(A, B, C) = \prod M(0,1,4)$ using a 4-to-1 MUX. Show how you obtained your solution, and properly label all input and output lines.

The circuits used to generate the output carry bits are shown in Fig. (iv). answer the following:




- (I) Using the gate propagation delays of Table (i), what is the carry propagation delay *per single stage* **for both of the output carries (C0 and C1)?** (5 Points)

Gate	Delay
AND , NAND	1 ns
OR , NOR	3 ns
XOR	4 ns

Table (i)

- (II) For the n -bit triple adder circuit of Fig. (ii), assuming a 12ns delay from the i^{th} input carries to the i^{th} sum signal (S_i), calculate the worst case delay to generate the n -bit sum ($S_{n-1} S_{n-2} \dots S_1 S_0$) of the three n -bit operands. (5 Points)

- (III) The i^{th} output sum bit is given by $S_i = a_i \oplus b_i \oplus d_i \oplus C0_i \oplus C1_i$, select one of the following logic implementations of S_i to yield the fastest n -bit triple adder. You must Label the 5-inputs of this circuit (as $a_i, b_i, d_i, C0_i, C1_i$) and **justify** your answer. (5 Points)



(16 Points)

Question 6.

- a. Design a circuit that has a three-bit input X and three-bit output Y . Both X and Y represent the integers 0 to 7 (i.e., $X, Y \in \{0, 1, \dots, 7\}$). Using a *single* decoder and a *single* encoder of appropriate sizes, show how can you build a circuit that performs the function $[Y = 3X \bmod 8]$. Make sure you label all signals. The truth table for this circuit is shown in decimal notation. [4 pts]

X	Y
0	0
1	3
2	6
3	1
4	4
5	7
6	2
7	5

- b. Construct a 16-to-1 multiplexer using the minimum number of 4-to-1 multiplexers.

[5 pts]

- c. Using only MSI parts, design a circuit that takes two 4-bit binary numbers $A = A_3A_2A_1A_0$ and $B = B_3B_2B_1B_0$ together with a 2-bit selection input $S = S_1S_0$. The circuit produces a 5-bit output $O = O_4O_3O_2O_1O_0$ according to the shown table:

S_1S_0	O
00	A+B
01	A-B
10	A+1
11	A-1

Clearly label all inputs and outputs of the MSI parts.

[7 pts]