King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

COE 202: Digital Logic Design (3-0-3) Term 122 (Spring 2013) Major Exam II Thursday April 18, 2013

Time: 150 minutes, Total Pages: 12

Name:	ID:	Section:

Notes:

- Do not open the exam book until instructed
- Calculators are not allowed (basic, advanced, cell phones, etc.)
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

Question	Maximum Points	Your Points
1	14	
2	15	
3	17	
4	8	
5	12	
6	8	
7	18	
Total	92	

Question 1. (14 points)

For the following Boolean function shown in the K-map:

$$F(A, B, C, D)=\Sigma m(0, 1, 2, 3, 4, 5, 6, 8, 10, 13, 15)$$


- a. Identify all the $\underline{prime\ implicants}$ and the $\underline{essential\ prime\ implicants}$ of F.
- b. Simplify the Boolean function \mathbf{F} into a <u>minimal</u> <u>sum-of-products</u> expression.
- c. Simplify the Boolean function ${\bf F}$ into a $\underline{\text{minimal}}$ $\underline{\text{product-of-sums}}$ expression.

CD AB	00	01	11	10	
00	1	1	1	1	
01	1	1	0	1	
11	0	1	1	0	
10	1	0	0	1	


Question 2. (15 Points)

It is required to design a Tripler circuit. The circuit receives an n-bit number X and computes the result Y=3*X.


a. If the input is an *n*-bit unsigned number, what is the size of the output "y" in bits?



b. The circuit can be constructed using *n identical copies* of the basic 1-bit cell shown to the right. The cell processes one input bit (Xi) and produces one output bit (Yi) and two output carry bits (CO0 and CO1). To allow for cascading n such cells to implement an n-bit Tripler, the basic cell also accepts two input carry bits (CIO and When the output carry equals 1 then CO1 CO0 = 01while when it equals then CO1 CO0 = 10.



The Figure below shows how a 4-bit Tripler circuit is implemented using 4 copies of the basic 1-bit cell.



Derive the truth table for the basic one-bit cell.

(<u>Hint</u>: As the initial input carries = 00, the maximum carry from one cell to the next is 2)

c. Derive a minimized sum-of-product expressions for the outputs of the basic one-bit cell.

Question 3. (17 Points)

a. Fill in all blank cells in the two tables below. All binary representations use 7 bits

	Equivalent decimal value with the binary interpreted as:			
Binary	Unsigned	Signed-magnitude	Signed-1's	Signed-2's
	number	number	complement number	complement number
1011010				

		Binary representation in:	
Decimal	Signed-magnitude	Signed-1's complement	Signed-2's complement
	notation	notation	notation
- 59			

b. Using 2's-complement signed arithmetic in **5 bits**, perform the following operations in binary. Show all your work. Verify that you get the expected decimal results.

Check for overflow and mark clearly any occurrences of it.

11010 + 11001	(i)	00101 - 10100
(+5) + (-9)	(iii)	(iv) (-6) - (+8)
		(10)

c. When doing signed 2's complement arithmetic in <u>6 bit</u>s, the <u>smallest</u> binary number **that will cause overflow** when <u>subtracted</u> from 101000)₂ is ______.


Question 4. (8 Points)

a. Show the logic diagrams that implement the given logic circuit using the minimum number of:

i. **2-input** NOR gates only. Use the following symbol for this NOR gate:


ii. **2-input** NAND gates only. Use the following symbol for this NAND gate:

Note: Complements of the input variables are readily available.



- b. In the logic circuit shown below, with A being any 4-bit input value,
 - Output 1 =______(0 / 1 / Depends on A), and
 - Output 2 =______ (0 / 1 / Depends on A).


Note: The odd function gives a 1 output when the number of 1s in the input is odd.



Question 5. (12 Points)

You are required to design a circuit that adds <u>four</u> *unsigned* <u>4-bit numbers</u>. The following is the high-level diagram of the circuit.

a. What is the size of the output sum (S) in bits? [2 pts]



b. Using ONLY 4-bit adders, show how the above circuit can be constructed? [10 pts]

Question 6. (8 Points)

Assuming the availability of the true and complement of signals A, B and C, implement the following Boolean function.

$$F(A,B,C) = \bar{A}\bar{B}C + B\bar{C} + AB$$


- a. Using a single minimum size multiplexer. [4 pts]
- b. Using a single minimum size decoder and minimum other gates. [4 pts]


Question 7. (18 Points)

It is required to build a 4-bit binary parallel adder which adds two 4-bit numbers **A** ($A_3 A_2 A_1 A_0$), and **B** ($B_3 B_2 B_1 B_0$) together with an input carry bit C_0

(which may be 0 or 1).

The <u>full adder</u> circuit shown below will be used as a main building block of this adder.





a. Write the Boolean expressions of the P_i , G_i , S_i and C_{i+1} full adder signals. (2 Points)

b. If the 4-bit adder is implemented as a **Ripple Carry Adder** (RCA), draw the <u>block diagram</u> implementation of this adder. (1 Point)

- c. Assuming gate delays of **3ns** for XOR gates and **1ns** for other gates; (3 Points)
 - I. What are the delays of the P_0 and G_0 signals?
 - II. What are the delays of the P_3 and G_3 signals?
 - III. What is the carry-propagation delay of a <u>single</u> full adder (i.e., delay from C_i to C_{i+1})?

f.	Draw a block diagram (<u>no detailed 2-level gate implementations</u>) of the CLA adder in	mplementation (2 Points)
g.	What is the <u>worst case delay</u> of the CLA? (4 Points)	