# COE 202, Term 162

Digital Logic Design

Assignment# 4

Due date: Sunday, May 14

Q.1. It is required to design a synchronous sequential circuit that receives a serial input **X** that produces 1 when the input sequence is either {1101} (i.e., 1 followed by 1 followed by 0 followed by 1) or {0101} (i.e., 0 followed by 1 followed by 0 followed by 1) assuming overlapping sequences. Assume the existence of an asynchronous reset input to reset the machine to a reset state. The following is an example of an input/output stream:

Examples:

Input	**X**	1 0 0 1 0 1 1 0 1 0 1 0
Output	**Z**	0 0 0 0 0 1 0 0 1 0 1 0

(i) Derive the <u>state diagram</u> of the circuit assuming a **Mealy** model.

(ii) Implement your design using D flip flops with minimal number of flip flops and combinational logic.

(iii) Write a structural Verilog model that models your implemented sequential circuit by modeling the D Flip-Flops and instantiating them and modeling the combinational part using either assign statement or gate primitives.

(iv) Write a test bench that tests your structural Verilog model in (iii) using the given input sequence. Verify that your circuit produces the correct output by including the generated waveform from simulation.

(v) Write a behavioral Verilog model that models your state diagram in (i).

(vi) Use the test bench developed in (iv) to test the correctness of your behavioral model developed in (v). Verify that your behavioral model produces the correct output by including the generated waveform from simulation.

This assignment can be solved based on a group of two students. Include snapshots of simulation output to illustrate the correctness of your circuit. Submit your solution as a word document along with the Verilog models in one zipped file.