

# COE 202, Term 131

## Digital Logic Design

### Assignment# 3 Solution


Due date: Thursday Dec. 19

**Q.1.** It is required to design a synchronous sequential circuit that receives BCD digits serially through input  $B_{in}$  and converts them to excess-3 digits and produces the result serially through output  $B_{out}$ . Assume the existence of an asynchronous reset input to reset the machine to a reset state. The following is an example of some input and output streams:

Example:

Input	$B_{in}$	0000101010011110
Output	$B_{out}$	1100000100110101

- (i) Derive the state diagram of the circuit assuming a **Mealy** model.



- (ii) Implement your design using D flip flops with minimal number of flip flops and combinational logic.

**State Table:**

Next state/output table		
State	Next state/output	
	Input	
	0	1
$S_0$	$S_1/1$	$S_2/0$
$S_1$	$S_3/1$	$S_4/0$
$S_2$	$S_4/0$	$S_4/1$
$S_3$	$S_5/0$	$S_5/1$
$S_4$	$S_5/1$	$S_6/0$
$S_5$	$S_0/0$	$S_0/1$
$S_6$	$S_0/1$	- / -

**State Encoding & State Transition Table:**

State assignment		Encoded next state/output table					
$q_2 q_1 q_0$	State	State	Next state		Output		
		$q_2^+ q_1^+ q_0^+$					
			Input		Input		
			0	1	0	1	
000	$S_0$	$S_0$	000	001	101	1	0
001	$S_1$	$S_1$	001	111	011	1	0
010	$S_6$	$S_2$	101	011	011	0	1
011	$S_4$	$S_3$	111	110	110	0	1
100		$S_4$	011	110	010	1	0
101	$S_2$	$S_5$	110	000	000	0	1
110	$S_5$	$S_6$	010	000	—	1	—
111	$S_3$		100	—	—	—	—

		$q_0 B_{in}$			
		00	01	11	10
$q_2 q_1$	00	1 $s_0$	1 $s_0$	1 $s_1$	1 $s_1$
	01	0 $s_6$	0 $s_6$	0 $s_4$	0 $s_4$
	11	0 $s_5$	0 $s_5$	0 $s_3$	0 $s_3$
	10	X	X	1 $s_2$	1 $s_2$

$q_0^+ = q_1'$

		$q_0 B_{in}$			
		00	01	11	10
$q_2 q_1$	00	0 $s_0$	0 $s_0$	1 $s_1$	1 $s_1$
	01	0 $s_6$	0 $s_6$	1 $s_4$	1 $s_4$
	11	0 $s_5$	0 $s_5$	1 $s_3$	1 $s_3$
	10	X	X	1 $s_2$	1 $s_2$


$q_1^+ = q_0$

		$q_0 B_{in}$			
		00	01	11	10
$q_2 q_1$	00	0 $s_0$	1 $s_0$	0 $s_1$	1 $s_1$
	01	0 $s_6$	0 $s_6$	0 $s_4$	1 $s_4$
	11	0 $s_5$	0 $s_5$	1 $s_3$	1 $s_3$
	10	X	X	0 $s_2$	0 $s_2$


$q_2^+ = q_1'q_0'B_{in} + q_2'q_0B_{in}' + q_2q_1q_0$

		$q_0 B_{in}$			
		00	01	11	10
$q_2 q_1$	00	1 $s_0$	0 $s_0$	0 $s_1$	1 $s_1$
	01	1 $s_6$	0 $s_6$	0 $s_4$	1 $s_4$
	11	0 $s_5$	1 $s_5$	1 $s_3$	0 $s_3$
	10	X	X	1 $s_2$	0 $s_2$

$B_{out} = q_2'B_{in}' + q_2B_{in}$




(iii) Model your design in logic works.



(iv) Test your design and verify its correctness by simulation. Show snapshots of your simulation to demonstrate its correctness.

When we will apply the input 0000 (i.e. decimal 0) we get the output 1100 (i.e., decimal 3) as shown in the simulation below:



When we will apply the input 1110 (i.e. decimal 7) we get the output 0101 (i.e., decimal 10) as shown in the simulation below:

