# On Improving Reliability of Digital System Design at the Nanoscale

Final Report Two Months Summer in the UK

By

Aiman H. El-Maleh E-Mail:aimane@ccse.kfupm.edu.sa

Department of Computer Engineering King Fahd University of Petroleum & Minerals Dhahran 31261, Saudi Arabia

# TABLE OF CONTENTS

ABS	STRACT	3
1.	INTRODUCTION	4
2.	HOST INSTITUTION	5
3.	PREVIOUS APPROACHES	6
4.	PROPOSED DEFECT TOLERANT TRANSISTOR-LEVEL APPROACH	7
5.	EXPERIMENTAL RESULTS	12
6.	PROJECT OBJECTIVES VS ACCOMPLISHMENTS	15
7.	CONCLUSION	17
REI	FERENCES	18

#### Abstract

Nanodevices based circuit design will be based on the acceptance that a certain percentage of devices in the design will be defective. In this work, we propose a novel defect tolerant technique that adds redundancy at the transistor level and provides built-in immunity to permanent defects. Our technique is based on replacing each transistor by an N2-transistor structure (N=2, 3,..k). An N2-transistor structure is composed of N blocks connected in series with each block composed of N parallel transistors. An N2-transistor structure guarantees defect tolerance of all defects of multiplicity  $\leq$  (N-1). We provide a theoretical analysis of circuit probability of failure and reliability that matches experimental results. As demonstrated by extensive experimental results, the proposed technique achieves significantly higher defect tolerance than classical gate-level fault-tolerant techniques such as Triple Modular Redundancy (TMR) and quadded logic (higher defect tolerance with even 4 to 5 times more transistor failure probability). Furthermore, it requires nearly half the transistor count of the quadded logic technique. More importantly, the proposed defect tolerant technique is compatible with complementary (pull-up, pull-down network) CMOS design style.

#### **1. INTRODUCTION**

Recent advances in emerging nanotechnologies enabled researchers to successfully build logic gates and memory arrays [1-4]. Nanodevices such as carbon nanotubes hold the promise of increased integration densities and reduced power consumption for future non-silicon electronic circuits. It is expected, however, that nanodevices will suffer from significantly increased permanent failure rates mainly due to the fundamental limitations of the fabrication processes that limit the yield of such devices [3-5]. At these nanometer scales, wires are only a few atoms in diameter and have cross-sectional areas of a few hundred atoms. This small cross section makes these wires fragile, increasing the likelihood that they will break during assembly. Moreover, the contact area between nanowires, and between nanowires and devices, may include only tens of atoms. Consequently, contact integrity depends on a few atomic-scale bonds. Because the atomic-scale features are not perfectly smooth, and the assembly and bond formation are based on statistical processes, some connections could be poor and effectively unusable [3, 6, 7]. Therefore, the necessity to cope with intrinsic errors at the circuit level must be recognized as a key aspect of nanodevicesbased designs. To implement such robustness and fault tolerance, new circuit design techniques capable of absorbing a number of defects and still be able to perform their functions are currently investigated.

Typical approaches to reliable system design include fault tolerance and defect avoidance techniques [8]. Fault tolerance techniques are based on adding redundancy in the design to tolerate defects or faults. However, defect avoidance techniques are based on reconfigurable blocks. Examples of the fault tolerance techniques are the multiplexed logic approach, N-tuple modular redundancy (NMR) and Triple-modular redundancy (TMR) [9, 10, 13], cascaded triple modular redundancy (CTMR) or recursive triple modular redundancy (RTMR) [14, 15], and quadded logic [10-13]. Examples of the defect-avoidance techniques are [5, 7, 8, 16-18]. While both approaches address the defect-tolerance issue, it is unclear from the literature which approach is more effective since the effectiveness of fault tolerant approaches based on classical techniques such as TMR, NMR is limited by the arbitration unit, whilst defect avoidance techniques require extensive defect mapping and reconfiguration infrastructure. In this work, we propose a novel defect tolerant technique based on

redundancy addition. Unlike existing fault-tolerant techniques which add redundancy at the gate level, our technique adds redundancy at the transistor-level. Moreover, it requires mainly technology library changes and can fit well in existing design flows. Furthermore, it can be applied with other gate-level fault tolerant methodologies to enhance overall circuit reliability. We provide theoretical analysis for circuit failure probability and reliability of our proposed technique. The theoretical expressions derived are validated by experimental results. Furthermore, we compare through experimental results circuit reliability based on our proposed transistor-level technique with other existing gate-level defect tolerance techniques.

#### 2. HOST INSTITUTION

The host institution is the Department of Electronics and Computer Science, at the University of Southampton, UK. Collaboration is with the Electronic Systems Design Group and in paticular with Prof. Bashir M. Al-Hashimi.

Bashir Al-Hashimi is Professor of Computer Engineering in the School of Electronics and Computer Science, University of Southampton, where he carries out research in embedded computing systems with particular focus on low-power design and lowcost test. He is Deputy Head of School (Academic), and Principal Investigator of EPSRC platform grant on System-on-Chip: Design Methods and Tools. Prior to becoming an academic, he worked in industry for six years designing integrated circuits for consumer electronics.

Professor Al-Hashimi is the Editor-in-Chief of the IEE Proceedings: Computer and Digital Techniques and on the editorial board of Journal of Embedded Systems, and Journal of Low Power Electronics. He is a member of the executive team of the IEE Microelectronics and Embedded Systems Professional Network, the executive committee of the Design, Automation and Test in Europe (DATE) conference, and the executive committee of the European Workshop on Microelectronics education. He is the general chair of the 11th IEEE European Test Symposium, and the general chair DATE Friday Workshops (2005 and 2006). Professor Al-Hashimi published over 150 papers and authored and co-authored 4 books on circuit simulation, low power design

and test. Recently he edited the IEE Press book, System-on-Chip: Next Generation Electronics. Professor Al-Hashimi is a Fellow of the Institution of Electrical Engineers, and Senior Member of the Institution of Electrical and Electronics Engineers.

#### **3. PREVIOUS APPROACHES**

The multiplexed logic approach, motivated by the pioneering work of John von Neumann [9], began as an attempt to build early digital computers out of unreliable components. This approach and subsequent derivatives [10-12] have provided insight on how to design reliable nanoelectronic systems out of components that might fundamentally be less reliable than those of currently available technologies. In the multiplexed logic approach, each logic gate is duplicated N times and each input and output is also duplicated N times. The inputs randomly pair to feed the N gates. Then a majority voting gate is used to decide the correct output. This approach is known as the N-tuple modular redundancy (NMR). Triple-modular redundancy (TMR) is a special case of NMR. The reliability of such designs is limited by that of the final arbitration unit, making the approach difficult in the context of highly integrated nanosystems [8]. A TMR circuit can be further triplicated. The obtained circuit thus has nine copies of the original module and two layers of majority gates. This process can be repeated if necessary, resulting in a technique called cascaded triple modular redundancy (CTMR) or recursive triple modular redundancy (RTMR). Spagocci and Fountain have shown that using CTMR in a nanochip with large nanoscale devices would require an extremely low device error rate [14]. In [15], it is shown that recursive voting leads to a double exponential decrease in a circuit's failure probability. However, a single error in the last majority gate can cause an incorrect result, hampering the technique's effectiveness. Pierce introduced a fault-tolerant technique called interwoven redundant logic [10]. Quadded logic [11-13] is an ad hoc configuration of the interwoven redundant logic. It requires four times as many circuits. A quadded circuit implementation based on NAND gates replaces each NAND gate with a group of four NAND gates, each of which has twice as many inputs as the one it replaces. The four outputs of each group are divided into two sets of outputs, each providing inputs to two gates in a succeeding stage. The interconnections in a quadded circuit are eight times as many as those used in the nonredundant form. In a quadded circuit, a single critical error  $(1 \rightarrow 0)$  is correctable after passing




Figure 1 (a) Original circuit, (b) TMR circuit, (c) Quadded logic circuit.

through two stages of logic and a single subcritical error  $(0 \rightarrow 1)$  will be corrected after passing a single stage. In quadded logic, it must be guaranteed that the interconnect pattern at the output of a stage must differ from the interconnect patterns of any of its input variables. While quadded logic guarantees tolerance of most single errors, errors occurring at the last two stages of logic may not be corrected.

Figure 1 shows an example of TMR and quadded logic circuits.

# 4. PROPOSED DEFECT TOLERANT TRANSISTOR-LEVEL APPROACH

Our proposed defect-tolerant design methodology tolerates single-transistor defects by embedding redundancy at the transistor-level implementation of a gate. In order to tolerate single-defective transistors, each transistor, A, is replaced by a quaddedtransistor structure implementing either the logic function (A+A)(A+A) or the logic function (AA)+(AA), as shown in Figure 2. In both of the quadded-transistor structures shown in Figure 2 (b) & (c), any single transistor defect (stuck-open or stuck-short) will not change the logic behavior, and hence the defect is tolerated.




Figure 2 (a) Transistor in original gate implementation, (b) First quadded-transistor structure, (c) Second quadded-transistor structure.

Furthermore, double stuck-open defects are tolerated as long as they do not occur in any two parallel transistors ( $T_1\&T_2$  or T3&T4 for the structure in Figure 2(b), and T1&T2,  $T_1$ &T<sub>4</sub>,  $T_3$ &T<sub>2</sub> or  $T_3$ &T<sub>4</sub> for the structure in Figure 2(c)). Double stuck-short defects are tolerated as long as they do not occur in any two series transistors ( $T_1\&T_3$ ,  $T_1\&T_4$ ,  $T_2\&T_3$  or  $T_2\&T_4$  for the structure in Figure 2(b), and  $T_1\&T_3$  or  $T_2\&T_4$  for the structure in Figure 2(c)). In addition, any triple fault that does not include two parallel stuck-open transistors or two series stuck-short transistors is tolerated. Thus, one can easily see that using either of the proposed quadded-transistor structures, the reliability of gate implementation is significantly improved. It should be observed that the effective resistance of the proposed quadded-transistor structures has the same resistance as the original transistor. However, in the presence of a single defect, the worst case effective resistance of the first quadded-transistor structure (Figure 2(b)) is 1.5R while that of the second quadded-transistor structure (Figure 2(c)) is 2R, where R is the effective resistance of a transistor. This occurs in the case of single stuckopen defects. For tolerable multiple defects, the worst case effective resistance of both structures is 2R. For this reason, the first quadded-transistor structure (Figure 2(b)) is adopted in this work.

An interesting advantage of the proposed quadded-transistor structures is that that they fit well in existing design and test methodologies. In synthesis, a library of gates implemented based on the quadded-transistor structure will be used in the technology mapping process. The same testing methodology will be used as testing is done at the gate level based on the single stuck-at fault model. So, the same test set derived for the original gate-level structure can be used without any change.

Next, we determine the probability of circuit failure given a transistor defect probability using quadded-transistor structures.

**Theorem 1:** Given a transistor-defect probability, P, the probability of quaddedtransistor structure failure is  $P_q = \frac{3}{2}P^2 - \frac{1}{2}P^3$ 

**Proof:** If there are only two defective transistors in a quadded-transistor structure, then we have four possible pairs of stuck-open and stuck short defects. In all cases, only one of those pair of defects produces an error. Thus, the probability of failure in

this case is 
$$\frac{1}{4} * \binom{4}{2} P^2 (1-P)^2 = \frac{3}{2} P^2 (1-P)^2$$

If we assume that three transistors are defective, then we have eight possible combinations of stuck-open and stuck short defects. In all cases, five out of those combinations produce an error. Thus, the probability of failure in this case is

$$\frac{5}{8} * \binom{4}{3} P^3 (1-P) = \frac{5}{2} P^3 (1-P)$$

If four transistors are assumed defective, then in this case there will always be an error and the probability of failure is  $1*\binom{4}{4}P^4 = P^4$ 

Thus, the probability of quadded-transistor structure failure is

$$P_q = \frac{3}{2}P^2(1-P)^2 + \frac{5}{2}P^3(1-P) + P^4$$
$$= \frac{3}{2}P^2 - 3P^3 + \frac{3}{2}P^4 + \frac{5}{2}P^3 - \frac{5}{2}P^4 + P^4$$
$$= \frac{3}{2}P^2 - \frac{1}{2}P^3$$

**Theorem 2:** *Given a transistor-defect probability, P, and a circuit with N quaddedtransistor structures, the probability of circuit failure is* 

$$P_f = \sum_{i=1}^{N} \left(-1\right)^{i+1} \binom{N}{i} \left(P_q\right)^{i}$$

**Corollary 1:** Given a transistor-defect probability, P, and a circuit with N quaddedtransistor structures, the circuit reliability  $R = 1 - P_f = 1 - \sum_{i=1}^{N} (-1)^{i+1} {N \choose i} (P_q)^i$ .

Figure 3 compares the reliability of several NAND gates of various inputs, 2 to 8, implemented using the quadded-transistor structure and conventional COMPLEMENTARY (pull-up, pull-down) CMOS implementation. As can be seen, the reliability of gates implemented using the quadded-transistor structure is





Figure 3 Gate reliability comparison between quadded-transistor structure (Q) and COMPLENETAY CMOS.

significantly higher than the reliability of conventional gate implementation. For example, for an 8-input NAND gate, with a probability of transistor failure = 10%, the probability of failure for the quadded-transistor structure design is 21% (and reliability is 79%), while the probability of failure for the conventional CMOS implementation is 81% (and reliability is 19%). Furthermore, as the number of inputs increases, the probability of gate failure increases and reliability decreases, as expected.

The quadded-transistor structure, given in Figure 2(b), can be generalized to an N<sup>2</sup>transistor structure, where N=2, 3,..., k. An N<sup>2</sup>-transistor structure is composed of N blocks connected in series with each block composed of N parallel transistors, as shown in Figure 4. An N<sup>2</sup>-transistor structure guarantees defect tolerance of all defects of multiplicity less than or equal to (N-1) in the structure. Furthermore, it can be shown that the probability of failure for an N<sup>2</sup>-transistor structure is  $O(P^N)$ assuming a transistor-defect probability, *P* (not included due to space limitation).

The gate capacitance that the proposed quadded-transistor structure induces on the gate connected to the input A is four times the original gate capacitance. This has an impact on both delay and power dissipation. However, as shown in [19], a gate with higher load capacitance has better noise rejection curves and hence is more resistant to soft errors resulting in noise glitches. To determine the area, delay and power impact of the proposed quadded-transistor structure, we have designed, using Magic,



**Figure 4 Defect tolerant N<sup>2</sup>-transistor structure.** 

two libraries based on the 0.5u CMOS Alcatel process. The libraries are composed of three basic cells, Inverter (INV), 2-input NAND gate (NAND2), and 2-input NOR gate (NOR2) based on the proposed quadded-transistor structure and the conventional CMOS implementation. Then, we obtained delay and power characteristics using spice simulations based on the extracted netlists. Delay characteristics were calculated after supplying proper load and drive conditions. For all the cells the drive was composed of two inverters in series and the load was composed of two inverters in parallel. The inverters were chosen from the same library. Dynamic power was measured using the measure command in spice for the same period of time in both libraries. This ensures the same switching activity for both cells and gives good conditions for results comparison. Table 1 summarizes delay, power and area characteristics of the two libraries. The delay and power consumption of cells designed based on the proposed quadded-transistor structure are in the worst case 3.65 times more than the conventional cells and the cell area is about 3 times more. As with all defect tolerance techniques, the increase in area, power and delay is traded off by more circuit reliability. This is justified given that nanotechnology will provide much higher integration densities, speed and power advantages.

In order to tolerate defects in interconnects, we propose that four parallel interconnect lines are used to connect the driving gate to the four transistors in a quadded-transistor structure. This guarantees tolerance of any single interconnect defect. This also results in a faster charging of the load capacitance and hence may improve the delay.

Charact	oristics	IN	V	NAN	ID2	NOR2		
Characte	ensues	CMOS	QT	CMOS	QT	CMOS	QT	
	Fall	270.8	763.0	416.6	1143	285.7	902.5	
Delay	Rise	566.6	1775	606.9	2217	1124	3986	
( <b>ps</b> )	T <sub>PHL</sub>	169.6	469.0	239.1	604.9	180.7	557.6	
	$T_{PLH}$	300.3	973.3	324.9	1182	548.2	1965	
Dyn.	Avg.	0.120	0.340	0.175	0.533	0.180	0.542	
Power	Max.	1.469	2.602	1.709	2.602	1.691	2.606	
( <b>mW</b> )	RMS	0.355	0.665	0.431	0.815	0.432	0.810	
Area	$a (um^2)$	89	208	128	402	126	397	

Table 1. Area, delay and power values of basic 0.5µ cells designed using quadded-transistor structure (Fig. 2b) and COMPLEMENTARY (pull-up, pull-down) CMOS.

### 5. EXPERIMENTAL RESULTS

To demonstrate the effectiveness of the proposed technique, we have performed experiments on a number of the largest ISCAS85 and ISCAS89 benchmark circuits (replacing flip-flops by inputs and outputs).

For evaluating circuit failure probability and reliability, we adopt the simulationbased reliability model used in [13]. We assume a fault model of having a transistor either stuck-open or stuck-short. We use a complete test set T that detects all detectable single stuck-at faults in a circuit. We have used test sets generated by Mintest ATPG tool [20]. To compute the circuit failure rate,  $F_m$ , resulting from injecting m faulty transistors, we use the following procedure:

1. Set the number of iterations to be performed, I, to 1000 and the number of failed simulations, K, to 0.

- 2. Simulate the fault-free circuit by applying the test set T.
- 3. Randomly inject m transistor faults.
- 4. Simulate the faulty circuit by applying the test set T.
- 5. If the outputs of the fault-free and faulty circuits are different, increment K by
- 1.

6. Decrement I by 1 and if I is not 0 goto step 3.

7. Failure Rate  $F_m = K/1000$ .




Figure 5 Reliability obtained both theoretically (t) and experimentally (e) based on quadded-transistor structure.

Assuming that every transistor has the same failure probability, P, and that faults are randomly and independently distributed, the probability of having a number of m faulty transistors in a circuit with N transistors follows the binomial distribution [13] as shown below:

$$P(m) = \binom{N}{m} P^m \times (1-P)^{N-m}$$

Assuming the number of transistor faults, m, as a random variable and using the failure rate  $F_m$  as a failure distribution in m, the probability of circuit failure, F, and circuit reliability, R, are computed as follows [13]:

$$F = \sum_{m=0}^{N} F_m \times P(m)$$
$$R = 1 - F = 1 - \sum_{m=0}^{N} F_m \times P(m)$$

Figure 5 shows the reliability of some of the ISCAS85 benchmark circuits obtained both theoretically (based on Theorem 1&2) and experimentally based on the above simulation procedure and formulas. As can be seen, there is almost identical match, clearly validating the derived theoretical results. In Figure 6, we compare the failure rate for a given number of faults between the proposed quadded-transistor structure,




Figure 6 Failure rate comparison for circuit c880.

quadded logic and TMR. We have implemented TMR in two versions. The first version, TMR1, is a fine-grained module implementation where each gate is triplicated followed by a Majority gate. In the second version, each gate is triplicated but Majority gates are placed only at the outputs. As clear from the results, both versions have high failure rate and poor reliability. In TMR1, the number of Majority gates is equal to the number of gates in the original circuit and any single fault in any of the Majority gates will make the circuit fail. In TMR2, any two faults in two of the duplicated circuits will make the circuit fail. For TMR to be effective, a careful balance between the module size and the number of majority gates used need to be made. For this reason, we focus our comparison with quadded logic. Significantly smaller failure rate (at least 10 times less) is achieved by our proposed technique compared to quadded logic. A comprehensive comparison of the failure rate between our proposed quadded-transistor structure and the quadded logic is given in Table 2. For all the circuits, our technique achieves significantly lower failure rate than the quadded logic technique for the same and for twice the number of injected faults. For 10 out of 12 circuits, our proposed technique achieves lower failure rate with 4 times more injected faults.

In Table 3, we report the reliability results obtained based on the simulation procedure outlined above for our proposed quadded-transistor structure and quadded logic approaches. The effectiveness of our proposed technique is clearly demonstrated by

# Table 2. Comparison of failure rate between proposed proposed quaded-transistor structure and quadded logic approaches.

Circuit	Prop	oosed Quad	lded-Trans	sistor Struc	Quadded Logic					
	#Trans.	0.25%	0.5%	0.75%	1%	#Trans.	0.25%	0.5%	0.75%	1%
c880	7208	0.015	0.060	0.135	0.237	13616	0.452	0.783	0.905	0.978
c1355	9232	0.023	0.082	0.176	0.287	18304	0.531	0.846	0.975	0.995
c1908	13784	0.030	0.115	0.248	0.400	24112	0.673	0.94	0.984	1
c2670	22672	0.047	0.188	0.375	0.569	36064	0.958	0.999	1	1
c3540	30016	0.067	0.238	0.457	0.674	46976	0.59	0.901	0.996	0.999
c5315	45048	0.095	0.341	0.614	0.816	74112	0.991	1	1	1
c6288	40448	0.085	0.307	0.576	0.787	77312	0.685	0.962	0.999	1
c7552	61600	0.136	0.441	0.732	0.909	96816	0.985	1	1	1
s5378	35608	0.081	0.282	0.521	0.737	59760	1	1	1	1
s9234	74856	0.166	0.510	0.791	0.939	103488	0.999	1	1	1
s13207	103544	0.212	0.625	0.888	0.980	150448	1	1	1	1
s15850	128016	0.257	0.697	0.936	0.992	171664	1	1	1	1

the results as it achieves higher circuit reliability with even 4 to 5 times more transistor failure probability. This is in addition to the observation that our technique requires nearly half the area of quadded logic as indicated by the number of transistors.

# 6. PROJECT OBJECTIVES VS ACCOMPLISHMENTS

The objective of this work is to investigate techniques for designing reliable digital systems from unreliable components. To achieve the proposed objective, the project proposal divided into the following tasks:

Task 1. Study existing literature to determine the technique to be used for evaluating the impact of the proposed structure on gate error rate and manufacturing yield.

Task 2. Evaluate the impact of the proposed structure on gate error rate and manufacturing yield.

Task 3. Evaluate the impact of the proposed structure on various noise effects based on spice simulation.

In this work, we have accomplished Task 1 & Task 2 completely. Instead of working on Task 3, we realized that it is important to compare with other existing methods. This required implementing these methods to compare them for the same circuits under the same setup. Furthermore, we have developed theoretical analysis of the proposed technique and compared it with experimental results. We have also developed technology libraries to compare area, delay and power of our proposed

# Table 3. Comparison of circuit reliability between proposed quaded-transistor structure and<br/>quadded logic approaches.

Circuit	Prop	posed Qu	added-	Fransiste	or Struct	ture	Quadded Logic						
	#Trans.	0.0001	0.001	0.002	0.005	0.01	#Trans.	0.0001	0.001	0.002	0.005	0.01	
c880	7208	0.999	0.997	0.989	0.934	0.767	13616	0.979	0.822	0.651	0.283	0.042	
c1355	9232	0.999	0.996	0.986	0.917	0.713	18304	0.975	0.765	0.575	0.187	0.008	
c1908	13784	0.999	0.994	0.979	0.879	0.596	24112	0.975	0.755	0.558	0.261	0.001	
c2670	22672	0.999	0.991	0.967	0.809	0.427	36064	0.904	0.350	0.112	0.001	0.000	
c3540	30016	0.999	0.989	0.956	0.755	0.327	46976	0.981	0.805	0.614	0.237	0.000	
c5315	45048	0.999	0.984	0.935	0.656	0.185	74112	0.853	0.227	0.034	0.001	0.000	
c6288	40448	0.999	0.986	0.941	0.685	0.222	77312	0.971	0.718	0.465	0.024	0.000	
c7552	61600	0.999	0.978	0.912	0.562	0.101	96816	0.874	0.292	0.077	0.000	0.000	
s5378	35608	0.999	0.985	0.948	0.717	0.263	59760	0.811	0.134	0.015	0.001	0.000	
s9234	74856	0.999	0.972	0.894	0.496	0.061	103488	0.821	0.140	0.001	0.000	0.000	
s13207	103544	0.999	0.961	0.856	0.379	0.023	150448	0.518	0.008	0.000	0.000	0.000	
s15850	128016	0.999	0.953	0.825	0.302	0.008	171664	0.576	0.009	0.000	0.000	0.000	

technique and conventional approaches. Furthermore, we have generalized our proposed idea to a general structure.

The list of tasks accomplished in this work can be summarized as follows:

1. Studied existing literature to determine the technique to be used for evaluating the impact of the proposed structure on gate error rate and manufacturing yield.

2. Adopted simulation-based reliability model to be used for experimental evaluation.

3. Wrote a program to convert ISCAS benchmark circuits to a transistor-level format modeled in verilog to be used in simulation.

4. Wrote a program to perform random fault injection at the transistor-level netlist for a given number of faults to be injected.

5. Wrote a program to compute circuit failure rate for a given percentage of faults.

6. Derived theoretical expressions for the probability of circuit failure and circuit reliability and wrote a program to compute them.

7. Wrote a program to convert ISCAS benchmark circuits to quadded-transistor structure implementation.

8. Wrote a program to generate a circuit in Triple Module Redundancy form from bench format. We have generated two versions to be used in the comparison.

9. Wrote a program to generate a circuit in quadded logic form from bench format. This involved writing a program to convert a circuit to NAND-INVERTER implementation and perform optimization of redundant inverters. Then, to get a consistent interconnect configuration the problem was formulated as a graph coloring problem. Existing graph coloring packages were used. 10. Performed extensive experiments on ISCAS benchmark circuits comparing circuit failure probability and reliability between our proposed technique and other techniques.

11. Developed with the help of a student two cell libraries of three basic gates for our proposed technique and conventional CMOS implementation. Then, used spice simulations to characterize those cells in terms of delay and power.

12. Submitted a paper resulting from this work to Design Automation and Test in Europe 2007.

In my opinion, the summer work was very fruitful as interesting work has resulted from it. In addition, we have established other areas of research collaboration.

### 7. CONCLUSION

In this work, we have proposed a novel transistor-level defect-tolerant technique based on replacing each transistor by an N<sup>2</sup>-transistor structure (N=2, 3,..k). An N<sup>2</sup>transistor structure guarantees defect tolerance of all defects of multiplicity  $\leq$  (N-1). We have provided both a theoretical and experimental analysis for the quaddedtransistor structure, with N=2. Experimental results have demonstrated that our proposed quadded-transistor structure provides significantly less circuit failure probability and higher reliability with nearly half the required area of quadded logic fault tolerant technique. It is also significantly better than Triple-Modular Redundancy fault tolerant technique. Unlike TMR which is limited by not tolerating defects occurring in majority gates, and quadded logic which may not tolerate defects occurring at the last two stages of gates in the design, our technique tolerates possible defects distributed equally likely in the design. An interesting advantage of the proposed technique is that it is compatible with existing design and test methodologies as it requires mainly technology library changes and the same test derived for the gate-level netlist can be used for manufacturing test. To improve overall circuit reliability, our technique can be combined with gate-level fault tolerant techniques like TMR.

#### ACKNOLEDGMENT

The author would like to acknowledge support of King Fahd University of this work.

#### REFERENCES

[1] C.P. Collier et al., "Electronically Configurable Molecular-Based Logic Gates," Science, vol. 285, no. 5426, July 1999, pp. 391-394.

[2] S.C. Goldstein and M. Budiu, "Nanofabrics: Spatial Computing Using Molecular Electronics," Proc. 28th Int'l Symp. Computer Architecture (ISCA 01), IEEE CS Press, 2001, pp. 178-191.

[3] Y. Huang et al., "Logic Gates and Computation from Assembled Nanowire Building Blocks," Science, vol. 294, no. 5545, Nov. 2002, pp. 1313-1317.

[4] A. DeHon, "Array-Based Architecture for FET-Based Nanoscale Electronics," IEEE Trans. Nanotechnology, vol. 2, no. 1, Mar. 2003, pp. 23-32.

[5] J.R. Heath et al., "A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology," Science, vol. 280, no. 5370, June 1998, pp. 1716-1721.

[6] Y. Chen et al., "Nanoscale Molecular-Switch Crossbar Circuits," Nanotechnology, vol. 14, no. 4, Apr. 2003, pp. 462-468.

[7] D. Whang et al., "Large-Scale Hierarchical Organization of Nanowire Arrays for Integrated Nanosystems," Nanoletters, vol. 3, no. 9, Sept. 2003, pp. 1255-1259.

[8] Chen He, Margarida F. Jacome and Gustavo de Veciana, "A Reconfiguration-Based Defect-Tolerant Design Paradigm for Nanotechnologies," IEEE Design & Test of Computers, July-August 2005, pp. 316-326.

[9] J. von Neumann, "Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components," Automata Studies, C.E. Shannon and J. McCarthy, eds., Princeton Univ. Press, 1956, pp. 43-98.

[10] Pierce, Failure-Tolerant Computer Design, Academic Press, 1965.

[11] J.G. Tryon, "Quadded Logic," Redundancy Techniques for Computing Systems,R.H. Wilcox and W.C. Mann, eds., Spartan Books, 1962, pp. 205-228.

[12] P.A. Jensen, "Quadded NOR Logic," IEEE Trans. Reliability, vol. 12, no. 3, Sept. 1963, pp. 22-31.

[13] Jie Han, Jianbo Gao, Yan Qi, Pieter Jonker and José A.B. Fortes, "Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics," IEEE Design & Test of Computers, July-August 2005, pp. 298-305.

[14] S. Spagocci and T. Fountain, "Fault Rates in Nanochip Devices," Proc.
Electrochemical Society, The Electrochemical Society Inc., 1999, vol. 98-19, pp. 582-593.

[15] Darshan D. Thaker, Francois Impens, Isaac L. Chuang, Rajeevan Amirtharajah and Frederic T. Chong "Recursive TMR: Scaling Fault Tolerance in the Nanoscale Era," IEEE Design & Test of Computers, July-August 2005, pp. 298-305.

[16] M. Mishra and S.C. Goldstein, "Defect Tolerance at the End of the Roadmap," Proc. Int'l Test Conf.(ITC 03), IEEE CS Press, 2003, pp. 1201-1211.

[17] W.B. Culbertson et al., "Defect Tolerance on the Teramac Custom Computer,"Proc. 5th IEEE Symp. FPGA-Based Custom Computing Machines, IEEE CS Press, 1997, pp. 116-123.

[18] J. Huang, M.B. Tahoori, and F. Lombardi, "On the Defect Tolerance of Nano-scaleTwo-DimensionalCrossbars",InIEEE Symposium on Defect and Fault Tolerant (DFT), 2004.

[19] Chong Zhao, Sujit Dey, and Xiaoliang Bai, "Soft-Spot Analysis: Targeting Compound Noise Effects in Nanometer Circuits," IEEE Design & Test of Computers, July-August 2005, pp. 362-375.

[20] I. Hamzaoglu and J. H. Patel, "Test Set Compaction Algorithms for Combinational Circuits", *Proc. Int. Conf. Computer-Aided Design*, pp. 283-289, Nov. 1998.

# Defect-Tolerant N<sup>2</sup>-Transistor Structure for Reliable Design at the Nanoscale

Aiman H. El-Maleh<sup>1</sup>, Bashir M. Al-Hashimi<sup>2</sup>, and Nadjib Mammeri<sup>2</sup>

<sup>1</sup>King Fahd University of Petroleum & Minerals, P.O. Box 1063, Dhahran, 31261, Saudi Arabia <sup>2</sup>University of Southampton, Southampton, SO17 1BJ, UK Email: aimane@ccse.kfupm.edu.sa, bmah@ecs.soton.ac.uk, nm305@ecs.soton.ac.uk

#### ABSTRACT

Nanodevices based circuit design will be based on the acceptance that a certain percentage of devices in the design will be defective. In this work, we propose a novel defect tolerant technique that adds redundancy at the transistor level and provides built-in immunity to permanent defects. Our technique is based on replacing each transistor by an  $N^2$ -transistor structure (N=2, 3,..k). An  $N^2$ -transistor structure is composed of N blocks connected in series with each block composed of N parallel transistors. An N<sup>2</sup>transistor structure guarantees defect tolerance of all defects of multiplicity  $\leq$  (N-1). We provide a theoretical analysis of circuit probability of failure and reliability that matches experimental results. As demonstrated by extensive experimental results, the proposed technique achieves significantly higher defect tolerance than classical gate-level fault-tolerant techniques such as Triple Modular Redundancy (TMR) and quadded logic (higher defect tolerance with even 4 to 5 times more transistor failure probability). Furthermore, it requires nearly half the transistor count of the quadded logic technique. More importantly, the proposed defect tolerant technique is compatible with complementary (pull-up, pull-down network) CMOS design style.

#### **1. INTRODUCTION**

Recent advances in emerging nanotechnologies enabled researchers to successfully build logic gates and memory arrays [1-4]. Nanodevices such as carbon nanotubes hold the promise of increased integration densities and reduced power consumption for future non-silicon electronic circuits. It is expected, however, that nanodevices will suffer from significantly increased permanent failure rates mainly due to the fundamental limitations of the fabrication processes that limit the yield of such devices [3-5]. At these nanometer scales, wires are only a few atoms in diameter and have cross-sectional areas of a few hundred atoms. This small cross section makes these wires fragile, increasing the likelihood that they will break during assembly. Moreover, the contact area between nanowires, and between nanowires and devices, may include only tens of atoms. Consequently, contact integrity depends on a few atomic-scale bonds. Because the atomic-scale features are not perfectly smooth, and the assembly and bond formation are based on statistical processes, some connections could be poor and effectively unusable [3, 6, 7]. Therefore, the necessity to cope with intrinsic errors at the circuit level must be recognized as a key aspect of nanodevices-based designs. To implement such robustness and fault tolerance, new circuit design techniques capable of absorbing a number of defects and still be able to perform their functions are currently investigated.

Typical approaches to reliable system design include fault tolerance and defect avoidance techniques [8]. Fault tolerance techniques are based on adding redundancy in the design to tolerate defects or faults. However, defect avoidance techniques are based on reconfigurable blocks. Examples of the fault tolerance techniques are the multiplexed logic approach, N-tuple modular redundancy (NMR) and Triple-modular redundancy (TMR) [9, 10, 13], cascaded triple modular redundancy (CTMR) or recursive triple modular redundancy (RTMR) [14, 15], and quadded logic [10-13]. Examples of the defect-avoidance techniques are [5, 7, 8, 16-18]. While both approaches address the defect-tolerance issue, it is unclear from the literature which approach is more effective since the effectiveness of fault tolerant approaches based on classical techniques such as TMR, NMR is limited by the arbitration unit, whilst defect avoidance techniques require extensive defect mapping and reconfiguration infrastructure. In this work, we propose a novel defect tolerant technique based on redundancy addition. Unlike existing fault-tolerant techniques which add redundancy at the gate level, our technique adds redundancy at the transistor-level. Moreover, it requires mainly technology library changes and can fit well in existing design flows. Furthermore, it can be applied with other gatelevel fault tolerant methodologies to enhance overall circuit reliability. We provide theoretical analysis for circuit failure probability and reliability of our proposed technique. The




Figure 1 (a) Original circuit, (b) TMR circuit, (c) Quadded logic circuit.

theoretical expressions derived are validated by experimental results. Furthermore, we compare through experimental results circuit reliability based on our proposed transistor-level technique with other existing gate-level defect tolerance techniques.

#### 2. PREVIOUS APPROACHES

The multiplexed logic approach, motivated by the pioneering work of John von Neumann [9], began as an attempt to build early digital computers out of unreliable components. This approach and subsequent derivatives [10-12] have provided insight on how to design reliable nanoelectronic systems out of components that might fundamentally be less reliable than those of currently available technologies. In the multiplexed logic approach, each logic gate is duplicated N times and each input and output is also duplicated N times. The inputs randomly pair to feed the N gates. Then a majority voting gate is used to decide the correct output. This approach is known as the Ntuple modular redundancy (NMR). Triple-modular redundancy (TMR) is a special case of NMR. The reliability of such designs is limited by that of the final arbitration unit, making the approach difficult in the context of highly integrated nanosystems [8]. A TMR circuit can be further triplicated. The obtained circuit thus has nine copies of the original module and two layers of majority gates. This process can be repeated if necessary, resulting in a technique called cascaded triple modular redundancy (CTMR) or recursive triple modular redundancy (RTMR). Spagocci and Fountain have shown that using CTMR in a nanochip with large nanoscale devices would require an extremely low device error rate [14]. In [15], it is shown that recursive voting leads to a double exponential decrease in a circuit's failure probability. However, a single error in the last majority gate can cause an incorrect result, hampering the technique's effectiveness. Pierce introduced a fault-tolerant




Figure 2 (a) Transistor in original gate implementation, (b) First quadded-transistor structure, (c) Second quadded-transistor structure.

technique called interwoven redundant logic [10]. Quadded logic [11-13] is an ad hoc configuration of the interwoven redundant logic. It requires four times as many circuits. A quadded circuit implementation based on NAND gates replaces each NAND gate with a group of four NAND gates, each of which has twice as many inputs as the one it replaces. While quadded logic guarantees tolerance of most single errors, errors occurring at the last two stages of logic may not be corrected. Figure 1 shows an example of TMR and quadded logic circuits.

#### 3. PROPOSED DEFECT TOLERANT TRANSISTOR-LEVEL APPROACH

Our proposed defect-tolerant design methodology tolerates single-transistor defects by embedding redundancy at the transistor-level implementation of a gate. In order to tolerate single-defective transistors, each transistor, A, is replaced by a quadded-transistor structure implementing either the logic function (A+A)(A+A) or the logic function (AA)+(AA), as shown in Figure 2. In both of the quadded-transistor structures shown in Figure 2 (b) & (c), any single transistor defect (stuck-open or stuck-short) will not change the logic behavior, and hence the defect is tolerated. Furthermore, double stuck-open defects are tolerated as long as they do not occur in any two parallel transistors ( $T_1\&T_2$  or T3&T4for the structure in Figure 2(b), and T1&T2,  $T_1$ &T<sub>4</sub>,  $T_3$ &T<sub>2</sub> or  $T_3\&T_4$  for the structure in Figure 2(c)). Double stuckshort defects are tolerated as long as they do not occur in any two series transistors (T1&T3, T1&T4, T2&T3 or T2&T4 for the structure in Figure 2(b), and  $T_1\&T_3$  or  $T_2\&T_4$  for the structure in Figure 2(c)). In addition, any triple fault that does not include two parallel stuck-open transistors or two series stuck-short transistors is tolerated. Thus, one can easily see that using either of the proposed quaddedtransistor structures, the reliability of gate implementation is significantly improved. It should be observed that the effective resistance of the proposed quadded-transistor structures has the same resistance as the original transistor. However, in the presence of a single defect, the worst case effective resistance of the first quadded-transistor structure (Figure 2(b)) is 1.5R while that of the second quaddedtransistor structure (Figure 2(c)) is 2R, where R is the effective resistance of a transistor. This occurs in the case of single stuck-open defects. For tolerable multiple defects, the worst case effective resistance of both structures is 2R. For this reason, the first quadded-transistor structure (Figure 2(b)) is adopted in this work.

An interesting advantage of the proposed quadded-transistor structures is that that they fit well in existing design and test methodologies. In synthesis, a library of gates implemented based on the quadded-transistor structure will be used in the technology mapping process. The same testing methodology will be used as testing is done at the gate level based on the single stuck-at fault model. So, the same test set derived for the original gate-level structure can be used without any change.

Next, we determine the probability of circuit failure given a transistor defect probability using quadded-transistor structures.

**Theorem 1:** Given a transistor-defect probability, P, the probability of quadded-transistor structure failure is  $P_q = \frac{3}{2}P^2 - \frac{1}{2}P^3$ 

**Proof:** If there are only two defective transistors in a quadded-transistor structure, then we have four possible pairs of stuck-open and stuck short defects. In all cases, only one of those pair of defects produces an error. Thus, the probability of failure in this case is

$$\frac{1}{4} * \binom{4}{2} P^2 (1-P)^2 = \frac{3}{2} P^2 (1-P)^2$$

If we assume that three transistors are defective, then we have eight possible combinations of stuck-open and stuck short defects. In all cases, five out of those combinations produce an error. Thus, the probability of failure in this case is

$$\frac{5}{8} * \binom{4}{3} P^3 (1-P) = \frac{5}{2} P^3 (1-P)$$

If four transistors are assumed defective, then in this case there will always be an error and the probability of failure is

$$1 * \begin{pmatrix} 4 \\ 4 \end{pmatrix} P^4 = P^4$$

Thus, the probability of quadded-transistor structure failure is

$$P_q = \frac{3}{2}P^2(1-P)^2 + \frac{5}{2}P^3(1-P) + P^4$$
  
=  $\frac{3}{2}P^2 - 3P^3 + \frac{3}{2}P^4 + \frac{5}{2}P^3 - \frac{5}{2}P^4 + P^4$   
=  $\frac{3}{2}P^2 - \frac{1}{2}P^3$ 

**Theorem 2:** Given a transistor-defect probability, P, and a circuit with N quadded-transistor structures, the probability of circuit failure is




Figure 3 Gate reliability comparison between quadded-transistor structure (Q) and COMPLENETAY CMOS.

$$P_{f} = \sum_{i=1}^{N} (-1)^{i+1} \binom{N}{i} (P_{q})^{i}$$

**Corollary 1:** Given a transistor-defect probability, P, and a circuit with N quadded-transistor structures, the circuit

reliability 
$$R = 1 - P_f = 1 - \sum_{i=1}^{N} (-1)^{i+1} {N \choose i} (P_q)^i$$
.

Figure 3 compares the reliability of several NAND gates of various inputs, 2 to 8, implemented using the quaddedtransistor structure and conventional COMPLEMENTARY (pull-up, pull-down) CMOS implementation. As can be seen, the reliability of gates implemented using the quaddedtransistor structure is significantly higher than the reliability of conventional gate implementation. For example, for an 8input NAND gate, with a probability of transistor failure = 10%, the probability of failure for the quadded-transistor structure design is 21% (and reliability is 79%), while the probability of failure for the conventional CMOS implementation is 81% (and reliability is 19%). Furthermore, as the number of inputs increases, the probability of gate failure increases and reliability decreases, as expected.

The quadded-transistor structure, given in Figure 2(b), can be generalized to an N<sup>2</sup>-transistor structure, where N=2, 3,..., k. An N<sup>2</sup>-transistor structure is composed of N blocks connected in series with each block composed of N parallel transistors, as shown in Figure 4. An N<sup>2</sup>-transistor structure guarantees defect tolerance of all defects of multiplicity less than or equal to (N-1) in the structure. Furthermore, it can be shown that the probability of failure for an N<sup>2</sup>-transistor structure is  $O(P^N)$  assuming a transistor-defect probability, P (not included due to space limitation).

The gate capacitance that the proposed quadded-transistor structure induces on the gate connected to the input A is four times the original gate capacitance. This has an impact on both delay and power dissipation. However, as shown in [19], a gate with higher load capacitance has better noise




Figure 4 Defect tolerant N<sup>2</sup>-transistor structure.

rejection curves and hence is more resistant to soft errors resulting in noise glitches. To determine the area, delay and power impact of the proposed quadded-transistor structure, we have designed, using Magic, two libraries based on the 0.5u CMOS Alcatel process. The libraries are composed of three basic cells, Inverter (INV), 2-input NAND gate (NAND2), and 2-input NOR gate (NOR2) based on the proposed quadded-transistor structure and the conventional CMOS implementation. Then, we obtained delay and power characteristics using spice simulations based on the extracted netlists. Delay characteristics were calculated after supplying proper load and drive conditions. For all the cells the drive was composed of two inverters in series and the load was composed of two inverters in parallel. The inverters were chosen from the same library. Dynamic power was measured using the .measure command in spice for the same period of time in both libraries. This ensures the same switching activity for both cells and gives good conditions for results comparison. Table 1 summarizes delay, power and area characteristics of the two libraries. The delay and power consumption of cells designed based on the proposed quadded-transistor structure are in the worst case 3.65 times more than the conventional cells and the cell area is about 3 times more. As with all defect tolerance techniques, the increase in area, power and delay is traded off by more circuit reliability. This is justified given that nanotechnology will provide much higher integration densities, speed and power advantages.

In order to tolerate defects in interconnects, we propose that four parallel interconnect lines are used to connect the driving gate to the four transistors in a quadded-transistor structure. This guarantees tolerance of any single interconnect defect. This also results in a faster charging of the load capacitance and hence may improve the delay.

#### 4. EXPERIMENTAL RESULTS

To demonstrate the effectiveness of the proposed technique, we have performed experiments on a number of the largest ISCAS85 and ISCAS89 benchmark circuits (replacing flip-flops by inputs and outputs).

Table 1. Area, delay and power values of basic 0.5µ cells designed using quadded-transistor structure (Fig. 2b) and COMPLEMENTARY (pull-up, pull-down) CMOS.

Charact	eristics	IN	v	NAN	ND2	NOR2		
onurue	eristies	CMOS	QT	CMOS	QT	CMOS	QT	
	Fall	270.8	763.0	416.6	1143	285.7	902.5	
Delay	Rise	566.6	1775	606.9	2217	1124	3986	
(ps)	T <sub>PHL</sub>	169.6	469.0	239.1	604.9	180.7	557.6	
	$T_{PLH}$	300.3	973.3	324.9	1182	548.2	1965	
Dyn.	Avg.	0.120	0.340	0.175	0.533	0.180	0.542	
Power	Max.	1.469	2.602	1.709	2.602	1.691	2.606	
( <b>mW</b> )	RMS	0.355	0.665	0.431	0.815	0.432	0.810	
Area (u	<b>m</b> <sup>2</sup> )	89	208	128	402	126	397	

For evaluating circuit failure probability and reliability, we adopt the simulation-based reliability model used in [13]. We assume a fault model of having a transistor either stuckopen or stuck-short. We use a complete test set T that detects all detectable single stuck-at faults in a circuit. We have used test sets generated by Mintest ATPG tool [20]. To compute the circuit failure rate,  $F_m$ , resulting from injecting m faulty transistors, we use the following procedure:

- 1. Set the number of iterations to be performed, I, to 1000 and the number of failed simulations, K, to 0.
- 2. Simulate the fault-free circuit by applying the test set T.
- 3. Randomly inject m transistor faults.
- 4. Simulate the faulty circuit by applying the test set T.
- 5. If the outputs of the fault-free and faulty circuits are different, increment K by 1.
- 6. Decrement I by 1 and if I is not 0 goto step 3.
- 7. Failure Rate  $F_m = K/1000$ .

Assuming that every transistor has the same failure probability, P, and that faults are randomly and independently distributed, the probability of having a number of m faulty transistors in a circuit with N transistors follows the binomial distribution [13] as shown below:

$$P(m) = \binom{N}{m} P^m \times (1-P)^{N-m}$$

Assuming the number of transistor faults, m, as a random variable and using the failure rate  $F_m$  as a failure distribution in m, the probability of circuit failure, F, and circuit reliability, R, are computed as follows [13]:

$$F = \sum_{m=0}^{N} F_m \times P(m)$$
$$R = 1 - F = 1 - \sum_{m=0}^{N} F_m \times P(m)$$

Figure 5 shows the reliability of some of the ISCAS85 benchmark circuits obtained both theoretically (based on




Figure 5 Reliability obtained both theoretically (t) and experimentally (e) based on quadded-transistor structure.

Theorem 1&2) and experimentally based on the above simulation procedure and formulas. As can be seen, there is almost identical match, clearly validating the derived theoretical results. In Figure 6, we compare the failure rate for a given number of faults between the proposed quaddedtransistor structure, quadded logic and TMR. We have implemented TMR in two versions. The first version, TMR1, is a fine-grained module implementation where each gate is triplicated followed by a Majority gate. In the second version, each gate is triplicated but Majority gates are placed only at the outputs. As clear from the results, both versions have high failure rate and poor reliability. In TMR1, the number of Majority gates is equal to the number of gates in the original circuit and any single fault in any of the Majority gates will make the circuit fail. In TMR2, any two faults in two of the duplicated circuits will make the circuit fail. For TMR to be effective, a careful balance between the module size and the number of majority gates used need to be made. For this reason, we focus our comparison with quadded logic. Significantly smaller failure rate (at least 10 times less) is achieved by our proposed technique compared to quadded logic. A comprehensive comparison of the failure rate between our proposed quadded-transistor structure and the quadded logic is given in Table 2. For all the circuits, our technique achieves significantly lower failure rate than the guadded logic technique for the same and for twice the number of injected faults. For 10 out of 12 circuits, our propsoed technique achieves lower failure rate with 4 times more injected faults.

In Table 3, we report the reliability results obtained based on the simulation procedure outlined above for our proposed quadded-transistor structure and quadded logic approaches. The effectiveness of our proposed technique is clearly demonstrated by the results as it achieves higher circuit reliability with even 4 to 5 times more transistor failure probability. This is in addition to the observation that our technique requires nearly half the area of quadded logic as indicated by the number of transistors.




Figure 6 Failure rate comparison for circuit c880.

#### 5. CONCLUSION

In this work, we have proposed a novel transistor-level defect-tolerant technique based on replacing each transistor by an N<sup>2</sup>-transistor structure (N=2, 3,..k). An N<sup>2</sup>-transistor structure guarantees defect tolerance of all defects of multiplicity  $\leq$  (N-1). We have provided both a theoretical and experimental analysis for the quadded-transistor structure, with N=2. Experimental results have demonstrated that our proposed quadded-transistor structure provides significantly less circuit failure probability and higher reliability with nearly half the required area of quadded logic fault tolerant technique. It is also significantly better than Triple-Modular Redundancy fault tolerant technique. Unlike TMR which is limited by not tolerating defects occurring in majority gates, and quadded logic which may not tolerate defects occurring at the last two stages of gates in the design, our technique tolerates possible defects distributed equally likely in the design. An interesting advantage of the proposed technique is that it is compatible with existing design and test methodologies as it requires mainly technology library changes and the same test derived for the gate-level netlist can be used for manufacturing test. To improve overall circuit reliability, our technique can be combined with gate-level fault tolerant techniques like TMR.

#### REFERENCES

[1] C.P. Collier et al., "Electronically Configurable Molecular-Based Logic Gates," Science, vol. 285, no. 5426, July 1999, pp. 391-394.

[2] S.C. Goldstein and M. Budiu, "Nanofabrics: Spatial Computing Using Molecular Electronics," Proc. 28th Int'l Symp. Computer Architecture (ISCA 01), IEEE CS Press, 2001, pp. 178-191.

[3] Y. Huang et al., "Logic Gates and Computation from Assembled Nanowire Building Blocks," Science, vol. 294, no. 5545, Nov. 2002, pp. 1313-1317.

[4] A. DeHon, "Array-Based Architecture for FET-Based Nanoscale Electronics," IEEE Trans. Nanotechnology, vol. 2, no. 1, Mar. 2003, pp. 23-32.

Circuit	Prop	oosed Quad	lded-Trans	sistor Struc	Quadded Logic						
	#Trans.	0.25%	0.5%	0.75%	1%	#Trans.	0.25%	0.5%	0.75%	1%	
c880	7208	0.015	0.060	0.135	0.237	13616	0.452	0.783	0.905	0.978	
c1355	9232	0.023	0.082	0.176	0.287	18304	0.531	0.846	0.975	0.995	
c1908	13784	0.030	0.115	0.248	0.400	24112	0.673	0.94	0.984	1	
c2670	22672	0.047	0.188	0.375	0.569	36064	0.958	0.999	1	1	
c3540	30016	0.067	0.238	0.457	0.674	46976	0.59	0.901	0.996	0.999	
c5315	45048	0.095	0.341	0.614	0.816	74112	0.991	1	1	1	
c6288	40448	0.085	0.307	0.576	0.787	77312	0.685	0.962	0.999	1	
c7552	61600	0.136	0.441	0.732	0.909	96816	0.985	1	1	1	
s5378	35608	0.081	0.282	0.521	0.737	59760	1	1	1	1	
s9234	74856	0.166	0.510	0.791	0.939	103488	0.999	1	1	1	
s13207	103544	0.212	0.625	0.888	0.980	150448	1	1	1	1	
s15850	128016	0.257	0.697	0.936	0.992	171664	1	1	1	1	

Table 2. Comparison of failure rate between proposed proposed quaded-transistor structure and quadded logic approaches.

Table 3. Comparison of circuit reliability between proposed quaded-transistor structure and quadded logic approaches.

Circuit	Prop	posed Qu	ladded-7	Fransiste	or Struct	ture	Quadded Logic					
	#Trans.	0.0001	0.001	0.002	0.005	0.01	#Trans.	0.0001	0.001	0.002	0.005	0.01
c880	7208	0.999	0.997	0.989	0.934	0.767	13616	0.979	0.822	0.651	0.283	0.042
c1355	9232	0.999	0.996	0.986	0.917	0.713	18304	0.975	0.765	0.575	0.187	0.008
c1908	13784	0.999	0.994	0.979	0.879	0.596	24112	0.975	0.755	0.558	0.261	0.001
c2670	22672	0.999	0.991	0.967	0.809	0.427	36064	0.904	0.350	0.112	0.001	0.000
c3540	30016	0.999	0.989	0.956	0.755	0.327	46976	0.981	0.805	0.614	0.237	0.000
c5315	45048	0.999	0.984	0.935	0.656	0.185	74112	0.853	0.227	0.034	0.001	0.000
c6288	40448	0.999	0.986	0.941	0.685	0.222	77312	0.971	0.718	0.465	0.024	0.000
c7552	61600	0.999	0.978	0.912	0.562	0.101	96816	0.874	0.292	0.077	0.000	0.000
s5378	35608	0.999	0.985	0.948	0.717	0.263	59760	0.811	0.134	0.015	0.001	0.000
s9234	74856	0.999	0.972	0.894	0.496	0.061	103488	0.821	0.140	0.001	0.000	0.000
s13207	103544	0.999	0.961	0.856	0.379	0.023	150448	0.518	0.008	0.000	0.000	0.000
s15850	128016	0.999	0.953	0.825	0.302	0.008	171664	0.576	0.009	0.000	0.000	0.000

[5] J.R. Heath et al., "A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology," Science, vol. 280, no. 5370, June 1998, pp. 1716-1721.

[6] Y. Chen et al., "Nanoscale Molecular-Switch Crossbar Circuits," Nanotechnology, vol. 14, no. 4, Apr. 2003, pp. 462-468.

[7] D. Whang et al., "Large-Scale Hierarchical Organization of Nanowire Arrays for Integrated Nanosystems," Nanoletters, vol. 3, no. 9, Sept. 2003, pp. 1255-1259.

[8] Chen He, Margarida F. Jacome and Gustavo de Veciana, "A Reconfiguration-Based Defect-Tolerant Design Paradigm for Nanotechnologies," IEEE Design & Test of Computers, July-August 2005, pp. 316-326.

[9] J. von Neumann, "Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components," Automata Studies, C.E. Shannon and J. McCarthy, eds., Princeton Univ. Press, 1956, pp. 43-98.

[10] Pierce, Failure-Tolerant Computer Design, Academic Press, 1965.

[11] J.G. Tryon, "Quadded Logic," Redundancy Techniques for Computing Systems, R.H. Wilcox and W.C. Mann, eds., Spartan Books, 1962, pp. 205-228.

[12] P.A. Jensen, "Quadded NOR Logic," IEEE Trans. Reliability, vol. 12, no. 3, Sept. 1963, pp. 22-31.

[13] Jie Han, Jianbo Gao, Yan Qi, Pieter Jonker and José A.B. Fortes, "Toward Hardware-Redundant, Fault-Tolerant Logic for

Nanoelectronics," IEEE Design & Test of Computers, July-August 2005, pp. 298-305.

[14] S. Spagocci and T. Fountain, "Fault Rates in Nanochip Devices," Proc. Electrochemical Society, The Electrochemical Society Inc., 1999, vol. 98-19, pp. 582-593.

[15] Darshan D. Thaker, Francois Impens, Isaac L. Chuang, Rajeevan Amirtharajah and Frederic T. Chong "Recursive TMR: Scaling Fault Tolerance in the Nanoscale Era," IEEE Design & Test of Computers, July-August 2005, pp. 298-305.

[16] M. Mishra and S.C. Goldstein, "Defect Tolerance at the End of the Roadmap," Proc. Int'l Test Conf.(ITC 03), IEEE CS Press, 2003, pp. 1201-1211.

[17] W.B. Culbertson et al., "Defect Tolerance on the Teramac Custom Computer," Proc. 5th IEEE Symp. FPGA-Based Custom Computing Machines, IEEE CS Press, 1997, pp. 116-123.

[18] J. Huang, M.B. Tahoori, and F. Lombardi, "On the Defect Tolerance of Nano-scale Two-Dimensional Crossbars", In IEEE Symposium on Defect and Fault Tolerant (DFT), 2004.

[19] Chong Zhao, Sujit Dey, and Xiaoliang Bai, "Soft-Spot Analysis: Targeting Compound Noise Effects in Nanometer Circuits," IEEE Design & Test of Computers, July-August 2005, pp. 362-375.

[20] I. Hamzaoglu and J. H. Patel, "Test Set Compaction Algorithms for Combinational Circuits", *Proc. Int. Conf. Computer-Aided Design*, pp. 283-289, Nov. 1998.