


HW #3 Solution

Q1.




(i) D-Algorithm:

1. b s-a-o?

Decision Sel.	Implication	Comment	$\delta$ -F	D-F
	$b=1, d=D, e=\bar{D}$	Activate the fault		$\{f, i\}$
$a=1$	$f=D, g=D, h=D$	propagate through f		$\{i, l, m\}$
$c=1$	$i=\bar{D}, k=\bar{D}, j=\bar{D}, l=1, m=1, n=1$	propagate through i Failure		
$j=1$	$i=1, c=0, l=\bar{D}, k=1, m=1, n=\bar{D}$	propagate through l Success		

Test pattern  $(abc) = 110$ .

Decision Tree:




2. d s-a-o :

Decision sel.	Implication	Comment	$\sigma$ -F	D-F
	$d=1, b=1, e=1$ $a=1, f=0,$ $g=0, h=0$	Activate Fault		$\{l, m\}$
$j=1$	$j=1, i=1, c=0,$ $l=0, k=1,$ $m=1, n=0$	Propagate thr. l  Success		

Test pattern (abc) = 110.

Decision Tree :




(ii) g-v Algorithm :

1. b s-a-o :

Decision sel.	Implication	Comment	$\sigma$ -F	D-F
	$b=1, d=0,$ $e=0, f=1/0,$ $i=1/1, g=1/0,$ $h=1/0, j=1/1,$ $k=1/1, l=1/1,$ $m=1/1, n=1/1$	Activate Fault		$\{f, i\}$
$a=1$	$f=0, g=0,$ $h=0, m=1$	Propagate thr. f		$\{c, l\}$
$c=1$	$i=0, j=0,$ $k=0, l=1, n=1$	Prop. thr. i Failure		
$j=1/1$	$i=1/1, c=0,$ $i=1, k=1, j=1,$ $l=0, n=0$	Prop. thr. l  Success		

Test pattern (abc) = 110

Decision Tree:



2. d s-a-o :

Decision set.	Implication	Comment	F-F	O-F
	$d=1, b=1, e=1,$ $a=1, f=0, g=0,$ $h=0, l=1/1,$ $m=1/1$	Activate Fault		{l, m}
$j=1/1$	$i=1/1, c=0,$ $i=1, j=1, k=1,$ $m=1, l=0,$ $n=0$	Prop. thro. l  Success		

Test pattern (abc) = 110

Decision Tree:




(iii) Podem's

1. b s-a-o:

objective	PI Assignment	Implication	D=F
$b=1$	$b=1$	$d=0, e=0$	$\{f, i\}$
$a=1$	$a=1$	$f=0, g=0, h=0$	$\{i, l, m\}$
$c=1$	$c=1$	$i=0, j=0, k=0, l=1, m=1, n=1$ (Failure)	
	$c=0$	$i=1, j=1, k=1, l=0, m=1, n=0$ (Success)	

Test pattern (abc) = 110

Decision Tree:




2. d s-a-o:

objective	PF Assignment	Implication	O-F
$d=1$	$b=1$	$e=1, d=0$	$\{f\}$
$a=1$	$a=1$	$f=0, g=0,$ $h=0$	$\{l, m\}$
$j=1$	$c=0$	$i=1, k=1,$ $j=1, l=\bar{0},$ $m=1, n=\bar{0}$ Success	

Test pattern  $(abc) = 110$

Decision Tree:



Verification of Generated Tests for parts (i), (ii) and (iii):

<p style="text-align: center;"><b><u>Circuit Netlist</u></b></p> <p>INPUT(a)  INPUT(b)  INPUT(c)  OUTPUT(n)  f = AND(a,b)  i = NAND(b,c)  l = NAND(f,i)  m = OR(f,i)  n = AND(l,m)  END</p>	<p style="text-align: center;"><b><u>Signal Names</u></b></p> <p>1 a  2 b  3 c  4 f  5 i  6 l  7 m  8 n  9 n_\$OUTPUT</p>
<p style="text-align: center;"><b><u>Fault b s-a-0</u></b></p> <p><u>Fault Representation:</u> 2 0 0  <u>Simulated Vector:</u> 110  <u>Detection Status:</u>  user time 0.000000 sec  sys time 0.000000 sec  det faults 1  tot faults 1  coverage 1.000000</p>	<p style="text-align: center;"><b><u>Fault d s-a-0</u></b></p> <p><u>Fault Representation:</u> 4 2 0  <u>Simulated Vector:</u> 110  <u>Detection Status:</u>  user time 0.000000 sec  sys time 0.000000 sec  det faults 1  tot faults 1  coverage 1.000000</p>

(iv) Test Generation using HITEC:

<p style="text-align: center;"><b><u>Fault b s-a-0</u></b></p> <p><u>Fault Representation:</u> 2 0 0  <u>Generated Vector:</u> 011  Note that the test generated is different but it is a valid test. This is due to the choice made in propagating the fault. If the fault effect is propagated across node i first, we will get this test.</p>	<p style="text-align: center;"><b><u>Fault d s-a-0</u></b></p> <p><u>Fault Representation:</u> 4 2 0  <u>Generated Vector:</u> 111  Note that the test generated is different but it is a valid test. This is due to the choice made in propagating the fault. If the fault effect is propagated across node m first, we will get this test.</p>
--	--