

**Authors List:**

- **Camelia Hora @ Eindhoven Univ. of Technology**
- **Rene Segers @ Philips Semiconductors**
- **Stefan Eichenberger @ Philips Semiconductors**
- **Maurice Lousberg @ Philips Research Labs**

*Paper Title:*

# “An Effective Diagnosis Method to Support Yield Improvement”

**Presented By: Ihab Hawari**



# Abstract

- The ability to achieve and maintain high yield levels depends on the capability of detecting, analyzing and correcting repetitive failure mechanisms.
- In this paper, a statistical fault diagnosis method based on using only the first or the first few failing test vectors is presented.
- The new approach is analyzing the failing vectors from an entire lot and produces a finite list of suspect locations, which are then subjected to further statistical and physical analysis.

# Introduction

- Manufacturing yield in the semiconductor industry is an economic parameter of paramount importance.
- Indeed, the ability to rapidly achieve high yields has become a crucial deciding factor on the economical viability of the business.
- Normally, whenever a new manufacturing process is introduced, the yield is low to start with.
- A rapid yield ramp-up phase then follows which finally stabilizes at a high level in volume production.




Fig.1. Yield learning phases



# Yield Improvement

- Three distinctive sets of activities are involved in the process of improving the yield:
  - the detection of yield loss.
  - the identification of the failure source (defect diagnosis) and
  - the corrective actions.
- Causes that lead to a loss in yield:
  - Human errors,
  - equipment failure,
  - instability of process parameters and
  - material inhomogenities
- Obviously, all causes must be
  - identified, characterized and appropriate corrective actions taken.



# Yield Improvement

- In-line inspection, parameter evaluation using special tests structures [1] and memories [2,3] are mainly used in the first two phases of the yield learning process as means for detecting and identifying yield loss.
- The special test structures are designed taking into consideration known failure mechanisms (derived from process development and from previous products), as well as special characteristics of a product.
- Global defects, such as for example a smaller thickness of the oxide layer, can be detected and quickly diagnosed using such test structures.



# Technique in this paper

- It is based on the development of statistical diagnosis approach to support fast yield improvement activities.
- The method identifies repetitive failure mechanisms that appear in the logic part of the design.
- It uses the final wafer test results as input data.
- By combining the input data with the layout information, it then highlights the “hot spots” of the device.



# Diagnosis Algorithm Description

- A dictionary based approach has been chosen which can be created off-line using fault-simulation
- The fault model used to create the fault dictionary is stuck-at-fault model
- Only the first few failing test vectors are applied.
- The max: size of fault dictionary signature is set at 100 test vectors



# Diagnosis Algorithm Description

- Input data to statistical diagnosis algorithm are the few failing test vectors from the tester and the fault dictionary
- The algorithm searches in the fault dictionary for the s-a faults detected by the test vector that failed on the tester.
- For each failing die, an output list of suspected failing nets is produced.
- Diagnosis algorithm is the same as in [10]





# Experimental Setup

- The device chosen is 75K gates IC manufactured at Philips with 0.25 um technology
- Two parameters were computed
  - Hit Rate: (the no. of dies which have found correct failing net) / (no. of dies analyzed)
  - Signal/Noise Ratio: (the no. of correctly reported failing nets) / (no. of incorrectly reported nets)
- Performance = HR \* SNR

# Performance Results




Fig. 5. Performance analysis results




Fig 6. Performance analysis results

Increasing S/N Ratio by discarding the devices for which output list has a number of suspect nets above certain limit  $n$ .




# Conclusions


- Develop a statistical diagnosis method supporting (low) yield analysis improvement.
- The method brings statistical analysis capabilities for the domain of random logic rather than regular structure like memories.
- The method is a powerful because it is quickly detect repetitive failure.
- Correlation between in-line inspection and electrical failure analysis can now be performed in a production environment without being penalized by a long test time due to extensive data logging.




## References:

- [1] J. Hammond and G. Sery, "Knowledge-Based Electrical Monitor Approach Using Very Large Array Yield Structures to Delineate Defects During Process Development and Production Yield Improvement", in Proc. Int Workshop on Defect and Fault Tolerance in VLSI Systems, 1991, pp. 67-80.
- [2] W. Maly, B. Trifilo, R. A. Huges and A. Miller, "Yield Diagnosis Through Interpretation of Tester Data", in Proc. Int. Test Conf., 1987, pp. 10-20.
- [3] J. B. Khare, W. Maly, S. Griep and D. Schmitt-Landsiedel, "Yield-Oriented Computer-Aided Defect Diagnosis", in IEEE Trans. On Semicond. Manufact. Vol.8, No. 2, May 1995, pp. 195-206.
- [4] M. A. Merino, S. Cruceta, A. Garcia and M. Recio, "SmartBit™ : Bitmap to Defect Correlation Software for

- 
- Yield Improvement", in Proc. IEEE/SEMI Advanced Sem. Ma Yield Improvement", in Proc. IEEE/SEMI Advanced.
- [5] H. Balachandran and D. M. H. Walker, "Improvement of SRAM Based Failure Analysis Using Calibrated  $I_{DDQ}$  Testing", in Proc. VLSI Test Symposium, 1996, pp. 130-136.
- [6] Y.J. Kwon and D. M. H. Walker, "Yield Learning via Functional Test Data", in Proc. Int. Test Conf., 1995, pp. 626-635.
- [7] C. F. Hawkins, J. M. Soden, A. W. Righter and F. J. Ferguson, "Defect Classes - An Overdue Paradigm for CMOS IC Testing", in Proc. Int. Test Conf., 1994, pp. 413-425.
- [8] H. Balachandran, J. Parker, D. Shupp, S. Butler, K. M. Butler, C. Force and J. Smith, "Correlation of Logical Failures to a Suspect Process Step", in Proc. Int. Test Conf., 1999, pp. 458-466.

- 
- [9] A. Kinra, H. Balachandran, R. Thomas and J. Carulli, "Logic Mapping on a Microprocessor", in Proc. Int. Test. Conf., 2000, pp. 701-710.
- [10] C. Hora, W. Beverloo, M. Lousberg and R. Segers, "On Electrical Fault Diagnosis in Full-Scan Circuits", in Proc. Int. Workshop on Defect Based Testing, 2001, pp.17-22.
- [11] R. P. Kunda, "Fault Location in Full-Scan Design", in Proc. of Int. Symposium for Testing and Failure Analysis, 1993, pp. 121-126.
- [12] K. De and A. Gunda, "Failure Analysis for Full-Scan Circuits", in Proc. Int. Test. Conf., 1995, pp. 636-645.
- [13] P.G. Ryan, S. Rawat and W. K. Fuchs, "Two-Stage Fault Location", in Proc. Int. Test Conference, 1991, pp.963-968.
- [14] C. Hora, R. Segers, S. Eichenberger and M. Lousberg, "On a Statistical Fault Diagnosis Approach Enabling Fast Yield Ramp-Up", in Proc. European Test Workshop, 2002, pp.-193-1998.



[15] J. M. Acken and S. D. Millman, "Fault Model Evolution for Diagnosis: Accuracy vs Precision", in Proc. IEEE Custom Integrated Circuits Conf., 1992, pp. 13.4.1-13.4.4.

[16] R. C. Aitken, "Modeling the Unmodelable: Algorithmic Fault Diagnosis", in IEEE Design & Test of Computers, July-September 1997, pp.98-103.



**T  
h  
a  
n  
k  
Y  
o  
u**

**You  
Thank**

**You  
Thank**

**Thank  
You**

**Thank You  
Thank You**

**Thank You**

**Thank You**

**Thank  
You**