

Threshold Voltage

COE 360

Principles of VLSI Design

Dr. Aiman El-Maleh

Computer Engineering Department


King Fahd University of Petroleum and Minerals

Outline

- ❖ Energy Band Diagrams for MOS Structure
- ❖ MOS in Equilibrium State
- ❖ MOS Biased in Depletion Region
- ❖ Depletion Region Charge
- ❖ MOS Biased in Inversion Region
- ❖ MOS & Depletion Capacitance
- ❖ Threshold Voltage for MOS Transistors
- ❖ Measurement of Parameters

Based on Slides of Kenneth R. Laker, University of Pennsylvania

TWO TERMINAL MOS STRUCTURE



EQUILIBRIUM: $n p = n_i^2$ ($n_i \approx 1.45 \times 10^{10} \text{ cm}^{-3}$)

(BULK concentrations) $n_{p0} \approx \frac{n_i^2}{N_A}$ and $p_{p0} = N_A$

Energy Band Diagram for P-Type Substrate


- ❖ The **Fermi potential** ϕ_F denotes the difference between the intrinsic Fermi level E_i and the Fermi level E_F

$$\phi_F = \frac{E_F - E_i}{q} \quad \phi_{Fp} = \frac{kT}{q} \ln \frac{n_i}{N_A} \quad (N_A \gg n_i) \quad \phi_{Fn} = \frac{kT}{q} \ln \frac{N_D}{n_i} \quad (N_D \gg n_i)$$

- ❖ The **electron affinity** of silicon, $q\chi$, is the potential difference between the conduction level and vacuum (free space)
- ❖ The energy required for an electron to move from Fermi level into free space is called the **work function** $q\Phi_s$

$$q\Phi_s = q\chi + (E_c - E_F)$$

Energy Band Diagram for P-Type Substrate



$q\chi$ = electron affinity of Si

$$\phi_F = \frac{E_F - E_i}{q}$$

Work Function

$$q\Phi_s = q\chi + (E_c - E_F)$$

$$\phi_{Fn} = \frac{kT}{q} \ln \frac{N_D}{n_i} \quad (N_D \gg n_i)$$

$$\phi_{Fp} = \frac{kT}{q} \ln \frac{n_i}{N_A} \quad (N_A \gg n_i)$$


$$n_i = 1.45 \times 10^{10} \text{ cm}^{-3} \text{ @ room temp,}$$

$$k = 1.38 \times 10^{-23} \text{ J/}^\circ\text{K,}$$

$$q = 1.6 \times 10^{-19} \text{ C}$$

$$\Rightarrow kT/q = 26 \text{ mV @ room temp}$$

Energy Band Diagrams for Components of MOS Structure





MOS in Equilibrium State

Under Thermal Equilibrium:
Fermi level of all materials
Must line up.

Flat-band voltage:
 $V_{FB} = \Phi_M - \Phi_S$ volts

Built-in potential:
 $\Phi_{MS} = qV_{FB}$ eV




Flat Band Voltage


- ❖ Consider a MOS structure of p-type silicon substrate, a silicon dioxide layer and aluminum gate
- ❖ Equilibrium Fermi Potential of silicon is $q\phi_{Fp} = 0.2 \text{ eV}$
- ❖ The work function $q\Phi_S = 4.15 \text{ eV} + 1.1/2 \text{ eV} + 0.2 \text{ eV}$
 $= 4.15 \text{ eV} + 0.75 \text{ eV} = 4.9 \text{ eV}$
- ❖ The built-in potential difference across this MOS systems is $q\Phi_M - q\Phi_S = 4.1 \text{ eV} - 4.9 \text{ eV} = -0.8 \text{ eV}$
- ❖ If a voltage corresponding to this potential difference is applied between gate and substrate the energy bands become **flat**.

Flat-band voltage:
 $V_{FB} = \Phi_M - \Phi_S \text{ volts}$

MOS Biased in Depletion Region



Depletion Region Charge



$$dQ = -qN_A dx$$



Mobile charge in thin layer parallel to Si surface

$$d\phi = -\frac{x}{\epsilon_{Si}} dQ = x \frac{qN_A}{\epsilon_{Si}} dx$$



Change in surface potential to displace dQ

$$\int_{\phi_s}^{\phi_F} d\phi = \int_0^{x_d} x \frac{qN_A}{\epsilon_{Si}} dx$$




$$\phi_F - \phi_s = \frac{qN_A}{2\epsilon_{Si}} x_d^2$$

$$x_d = \sqrt{\frac{2\epsilon_{Si}|\phi_F - \phi_s|}{qN_A}}$$

Depletion Region Charge

$$Q = -qN_A x_d = -\sqrt{2qN_A \epsilon_{Si}|\phi_F - \phi_s|}$$

MOS Biased in Inversion Region




$$X_{dm} = X_d \Big|_{\phi_s = -\phi_F} = \sqrt{\frac{2\epsilon_{Si} |2\phi_F|}{qN_A}}$$


$$Q_{B0} = Q \Big|_{x_{dm} = x_d} - qN_A x_{dm} = -\sqrt{2qN_A \epsilon_{Si} |2\phi_F|}$$

Inversion Condition

$$\phi_s = -\phi_F$$



MOS Biased in Inversion Region



MOS & Depletion Capacitance

MOS Capacitance $C_{GC} = WLC_{ox}$, $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$ $[t_{ox} \rightarrow TOX \text{ in SPICE}]$
 $[C_{ox} \rightarrow COX \text{ in SPICE}]$

$t_{ox} = 50 \text{ nm}$, $\epsilon_{ox} = 0.34 \text{ pF/cm} \Rightarrow C_{ox} = 6.8 \times 10^{-8} \text{ F/cm}^2$

Depletion Capacitance $C_{BC} = WLC_j$, $C_j = \frac{\epsilon_{Si}}{x_d}$

$x_d = \sqrt{\frac{2\epsilon_{Si}|\phi_F - V_{SB}|}{qN_A}}$ $[N_{SUB} \rightarrow NSUB \text{ in SPICE}]$
 $N_{SUB} \text{ (p - substrate)}$

$\phi_{Fp} = \frac{kT}{q} \ln \frac{n_i}{N_A}$

$N_A = 3 \times 10^{17} \text{ cm}^{-3}$, $n_i = 1.45 \times 10^{10} \text{ cm}^{-3} \Rightarrow \phi_F = -0.438 \text{ V}$

(recall that at room temp or 27°C $kT/q = 26 \text{ mV}$)

$V_{SB} = 0 \text{ V}$, $\epsilon_{Si} = 1.06 \text{ pF/cm}$, $q = 1.6 \times 10^{-19} \text{ C}$, N_A , $\phi_F \Rightarrow x_d = 6.22 \text{ } \mu\text{m}$

ϵ_{Si} , $x_d \Rightarrow C_j = 0.17 \times 10^{-8} \text{ F/cm}^2$

$W \times L = 50 \text{ } \mu\text{m} \times 50 \text{ } \mu\text{m} \Rightarrow C_{BC} = 42.5 \text{ fF}$

Threshold Voltage for MOS Transistor

❖ Components of Threshold Voltage:

- ✧ Work function difference between gate and channel
- ✧ Gate voltage component to change surface potential
- ✧ Gate voltage component to offset depletion region charge
- ✧ Voltage component to offset fixed charges in gate oxide and silicon oxide interface

❖ Threshold voltage is:

$$V_{T0} = \Phi_{GC} - 2\phi_F - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$$

Threshold Voltage for MOS Transistors

$$V_{T0} = \Phi_{GC} - 2\phi_F - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}} \quad (+ \text{ for nMOS and } - \text{ for pMOS})$$

$$\Phi_{GC} = \phi_F(\text{substrate}) - \phi_M$$

metal gate

$$\Phi_{GC} = \phi_F(\text{substrate}) - \phi_F(\text{gate})$$

polysilicon gate

$$Q_{B0} = -\sqrt{2qN_A\epsilon_{Si}|2\phi_F|} \quad [2\phi_F = \text{PHI in SPICE}]$$

$$[N_A = \text{NSUB in SPICE}]$$

For $V_{SB} = 0$, the threshold voltage is denoted as

$$V_{T0} \text{ or } V_{T0n,p} \quad [V_{T0} \rightarrow VT0 \text{ in SPICE}]$$

$$[Q_{ox} = qNSS \text{ in SPICE}]$$

Threshold Voltage factors:

- > Gate conductor material;
- > Gate oxide material & thickness;
- > Channel doping;
- > Impurities in Si-oxide interface;
- > Source-bulk voltage V_{sb} ;
- > Temperature.

Threshold Voltage for MOS Transistors

For $V_{SB} \neq 0$: the threshold voltage is denoted as V_T or $V_{Tn,p}$

$$Q_B = -\sqrt{2qN_A \epsilon_{Si} |2\phi_F - V_{SB}|}$$

$$V_T = \Phi_{GC} - 2\phi_F - \frac{Q_B}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$$

$$= \underbrace{\Phi_{GC} - 2\phi_F - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}}_{V_{T0}} - \frac{Q_B - Q_{B0}}{C_{ox}}$$

where

$$\frac{Q_B - Q_{B0}}{C_{ox}} = \underbrace{\sqrt{\frac{2qN_A \epsilon_{Si}}{C_{ox}}}}_{\gamma} \left(\sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|} \right)$$



($\gamma =$ Body-effect coefficient) [$\gamma =$ GAMMA in SPICE]

$$V_{Tn} = V_{T0n} + \gamma \left(\sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|} \right)$$

Threshold Voltage for MOS Transistors

n-channel -> p-channel

- ϕ_F is negative in nMOS, positive in pMOS
- Q_{B0} , Q_B are negative in nMOS, positive in pMOS
- γ is positive in nMOS, negative in pMOS
- V_{SB} is positive in nMOS, negative in pMOS



Threshold Voltage Example

EXAMPLE Calculate the threshold voltage V_{T0} at $V_{BS} = 0$, for a polysilicon gate n-channel MOS transistor with the following parameters:

substrate doping density $N_A = 10^{16} \text{ cm}^{-3}$,
polysilicon doping density $N_D = 2 \times 10^{20} \text{ cm}^{-3}$,
gate oxide thickness $t_{\text{ox}} = 500 \text{ Angstroms}$,
oxide-interface fixed charge density $N_{\text{ox}} = 4 \times 10^{10} \text{ cm}^{-2}$.

$$\longrightarrow V_{T0} = \Phi_{GC} - 2\phi_{F(\text{sub})} - \frac{Q_{B0}}{C_{\text{ox}}} - \frac{Q_{\text{ox}}}{C_{\text{ox}}} \longleftarrow$$

$\phi_{F(\text{sub})}$, Φ_{GC} : $\Phi_{GC} = \phi_{F(\text{sub})} - \phi_{F(\text{gate})}$

$$\phi_{F(\text{sub})} = \frac{kT}{q} \ln \frac{n_i}{N_A} = 0.026 \text{ V} \ln \left(\frac{1.45 \times 10^0}{10^{16}} \right) = -0.35 \text{ V}$$

$$\phi_{F(\text{gate})} = \frac{kT}{q} \ln \frac{N_D}{n_i} = 0.026 \text{ V} \ln \left(\frac{2 \times 10^{20}}{1.45 \times 10^0} \right) = 0.60 \text{ V}$$

$$\Phi_{GC} = \phi_{F(\text{sub})} - \phi_{F(\text{gate})} = -0.35 \text{ V} - 0.60 \text{ V} = -0.95 \text{ V}$$

Threshold Voltage Example

Q_{B0} :

$$Q_{B0} = -\sqrt{2qN_A\epsilon_{Si}|2\phi_{F(sub)}|}$$

$$= -\sqrt{2(1.6 \times 10^{-19} \text{ C})(10^{16} \text{ cm}^{-3})(1.06 \times 10^{-12} \text{ Fcm}^{-1})|2 \times 0.35 \text{ V}|}$$

$$= -4.87 \times 10^{-8} \text{ C/cm}^2$$

$F = C/V$

$$V_{T0} = \Phi_{GC} - 2\phi_{F(sub)} - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$$

C_{ox} :

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{0.34 \times 10^{-12} \text{ Fcm}^{-1}}{500 \times 10^{-8} \text{ cm}} = 6.8 \times 10^8 \text{ F/cm}^2$$

Q_{ox} :

$$Q_{ox} = qN_{ox} = (1.6 \times 10^{-19} \text{ C})(4 \times 10^{10} \text{ cm}^{-2}) = 6.4 \times 10^{-9} \text{ C/cm}^2$$

$$\frac{Q_{B0}}{C_{ox}} = \frac{-4.87 \times 10^{-8} \text{ C/cm}^2}{6.8 \times 10^8 \text{ F/cm}^2} = -0.716 \text{ V} \quad \frac{Q_{ox}}{C_{ox}} = \frac{6.4 \times 10^{-9} \text{ C/cm}^2}{6.8 \times 10^8 \text{ F/cm}^2} = 0.094 \text{ V}$$

$$V_{T0} = -0.95 \text{ V} - (-0.70 \text{ V}) - (-0.72 \text{ V}) - (0.09 \text{ V}) = 0.38 \text{ V}$$

Threshold Voltage Body Bias Example

EXAMPLE Consider the n-channel MOS transistor with the following process parameters:

substrate doping density $N_A = 10^{16} \text{ cm}^{-3}$,

polysilicon doping density $N_D = 2 \times 10^{20} \text{ cm}^{-3}$,

gate oxide thickness $t_{\text{ox}} = 500 \text{ Angstroms}$,

oxide-interface fixed charge density $N_{\text{ox}} = 4 \times 10^{10} \text{ cm}^{-2}$.

In digital circuit design, the condition $V_{\text{SB}} = 0$ can not always be guaranteed for all transistors. Plot the threshold voltage V_T as a function of V_{SB} .

$$\longrightarrow V_T = V_{T0} + \gamma \left(\sqrt{|2\phi_F - V_{\text{SB}}|} - \sqrt{|2\phi_F|} \right) \longleftarrow$$

γ - Body-effect coefficient:

$$F = C/V$$

$$\begin{aligned} \gamma &= \frac{\sqrt{2qN_A e_{\text{Si}}}}{C_{\text{ox}}} = \frac{\sqrt{2(1.6 \times 10^{-19} \text{ C})(10^{16} \text{ cm}^{-3})(1.06 \times 10^{-12} \text{ Fcm}^{-1})}}{6.8 \times 10^8 \text{ F/cm}^2} \\ &= \frac{5.824 \times 10^{-8} \text{ C/V}^{-1/2} \text{ cm}^2}{6.8 \times 10^8 \text{ C/Vcm}^2} = 0.85 \text{ V}^{1/2} \end{aligned}$$


Threshold Voltage Body Bias Example

$$V_T = V_{T0} + \gamma \left(\sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|} \right)$$


where

$$V_{T0} = 0.38 \text{ V}$$

$$\gamma = 0.85 \text{ V}^{1/2}$$



Measurement of Parameters (V_{T0} , γ , λ , k_n , k_p)



$$k_n = \mu_n C_{ox} \frac{W}{L} \quad k_p = \mu_p C_{ox} \frac{W}{L}$$


$$I_D(\text{sat}) = \frac{k_n}{2} (V_{GS} - V_{T0})^2$$

$$\sqrt{I_D(\text{sat})} = \sqrt{\frac{k_n}{2}} (V_{GS} - V_{T0})$$

Gamma



$$V_T = V_{T0} + \gamma \left(\sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|} \right)$$

$$\gamma = \frac{V_T(V_{SB}) - V_{T0}}{\sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|}}$$



Measurement of Parameters (V_{T0} , γ , λ , k_n , k_p)

Lambda



$$I_{D(\text{sat})} = k_n (V_{GS} - V_{T0})^2 (1 + \lambda V_{DS})$$

$$V_{GS} = V_{T0} + 1$$

$$\frac{I_{D2}}{I_{D1}} = \frac{1 + \lambda V_{DS2}}{1 + \lambda V_{DS1}}$$