

Name:

Id#

COE 205, Term 062  
Computer Organization & Assembly Programming

Quiz# 2

Date: Saturday, March 17, 2007

Q1. Fill the blank in each of the following questions:

1. The CPU is interfaced with memory and input/output devices through the \_\_\_\_\_, \_\_\_\_\_ and \_\_\_\_\_.
2. The CPU consists mainly of the \_\_\_\_\_ unit and the \_\_\_\_\_ unit.
3. If the clock period of a CPU is 0.5 ns, then its clock frequency is \_\_\_\_\_.
4. A CPU with a 32-bit address bus has \_\_\_\_\_ physical address space.
5. With a **data bus size** equal to **64 bits**, the maximum number of bytes that is transferred between the CPU and memory per a read/write cycle is \_\_\_\_\_ Bytes.
6. The **RAM** is faster than \_\_\_\_\_ and slower than \_\_\_\_\_.
7. The **disk access time is equal** \_\_\_\_\_ + \_\_\_\_\_ + \_\_\_\_\_.
8. The size of the **address bus** in the **8086** processor is \_\_\_\_\_ bits while in the **Pentium IV** Processor it is \_\_\_\_\_ bits.
9. The size of the **data bus** in the **8086** processor is \_\_\_\_\_ bits while in the **Pentium IV** Processor it is \_\_\_\_\_ bits.
10. CISC stands for \_\_\_\_\_ while RISC stands for \_\_\_\_\_.

11. The IA-32 registers consist of \_\_\_\_\_ 32-bit general-purpose registers, \_\_\_\_\_ 16-bit segment registers, the \_\_\_\_\_ register and the \_\_\_\_\_ register.
  
12. Adding the following two 8-bit numbers FE+D5 has the following values on the flags: CF=\_\_\_\_\_, ZF=\_\_\_\_\_, SF=\_\_\_\_\_, AF=\_\_\_\_\_, PF=\_\_\_\_\_, OF=\_\_\_\_\_.
  
13. The \_\_\_\_\_ register holds the fetched instruction to be executed.
  
14. The \_\_\_\_\_ register holds the address of the next instruction to be fetched from memory.
  
15. After reading an instruction whose size is **32 bits**, the **instruction pointer** is incremented by \_\_\_\_\_.
  
16. The instruction fetch-execute cycle can be divided into five stages: \_\_\_\_\_, \_\_\_\_\_, \_\_\_\_\_, \_\_\_\_\_, and \_\_\_\_\_.
  
17. \_\_\_\_\_ makes it possible to start an instruction before completing the execution of previous one.
  
18. In real address mode, the starting address of segment#F005 is \_\_\_\_\_ and the maximum ending address is \_\_\_\_\_.
  
19. In real address mode with a logical address given as 2305:15F9, the linear address is \_\_\_\_\_.
  
20. In protected mode, linear address is translated to physical address using \_\_\_\_\_.

