Name: Id#

## **COE 205, Term 062**

## **Computer Organization & Assembly Programming**

## Quiz# 2

Date: Saturday, March 17, 2007

<b>Q1.</b> Fill th	ne blank	in each	of the	following	questions:
--------------------	----------	---------	--------	-----------	------------

1.	The CPU is interfaced with memory and input/output devices through the and
2.	The CPU consists mainly of the unit and the unit.
3.	If the clock period of a CPU is 0.5 ns, then its clock frequency is
4.	A CPU with a 32-bit address bus has physical address space.
5.	With a <b>data bus size</b> equal to <b>64 bits</b> , the maximum number of bytes that is transferred between the CPU and memory per a read/write cycle is Bytes.
6.	The <b>RAM</b> is faster than and slower than
7.	The disk access time is equal + +
8.	The size of the <b>address bus</b> in the <b>8086</b> processor is bits while in the <b>Pentium IV</b> Processor it is bits.
9.	The size of the <b>data bus</b> in the <b>8086</b> processor is bits while in the <b>Pentium IV</b> Processor it is bits.
10.	CISC stands for while RISC stands for

11.	The IA-32	registers co	nsist of	3	2-bit gen	eral-pu	irpose regis	ters,	
		segment	registers, _register.	the			register	and	the
12.			two 8-bit nu =, SF=_						
13.	The		reg	ister h	olds the fe	etched	instruction	to be ex	ecuted.
14.		from memor	reg	gister h	olds the	addres	s of the nex	t instruc	ction to
15.		ling an insted by	ruction whos	e size	is <b>32</b> b	i <b>ts</b> , th	e <b>instruct</b> i	ion poi	<b>nter</b> is
16.			ch-execute						_
			, and				•		
17.		magnificant material mat	akes its possi one.	ble to	start an i	nstruct	tion before	complet	ing the
18.		•	ne staring add		_	#F005	is	:	and the
19.	In real add	lress mode w	rith a logical a	address	s given as	2305:	15F9, the li	inear ado	dress is
20.	In protect	ted mode,	linear addre	ess is	translate	ed to	physical	address	using