

Name:

Id#

**COE 205, Term 051**  
**Computer Organization & Assembly Programming**

**Quiz# 1**

Date: Monday, Sep. 26, 2005

**Q1.** Fill the blank in each of the following questions:

1. The \_\_\_\_\_ register holds the address of the next instruction to be fetched from memory.
2. The \_\_\_\_\_ register holds the fetched instruction to be executed.
3. The \_\_\_\_\_ register is connected to the **address bus** in the CPU memory interface.
4. The \_\_\_\_\_ register is connected to the **data bus** in the CPU memory interface.
5. The **Instruction Set Architecture** (ISA) of a computer consists of \_\_\_\_\_, \_\_\_\_\_, and \_\_\_\_\_.
6. The size of the **address bus** in the **8086** processor is \_\_\_\_\_ bits while in the **Pentium** Processor it is \_\_\_\_\_ bits.
7. The size of the **data bus** in the **8086** processor is \_\_\_\_\_ bits while in the **Pentium** Processor it is \_\_\_\_\_ bits.
8. **Reading an instruction** from Memory is performed in the \_\_\_\_\_ phase.
9. **Reading operands** from Memory is performed in the \_\_\_\_\_ phase.
10. **Incrementing the Instruction Pointer** is performed in the \_\_\_\_\_ phase.

11. **Decoding an instruction** is performed in the \_\_\_\_\_ phase.
12. With an **address bus size** equal to **32 bits**, the memory address space is \_\_\_\_\_ Bytes.
13. With a **data bus size** equal to **32 bits**, the maximum number of bytes that is transferred between the CPU and memory per a read/write cycle is \_\_\_\_\_ Bytes.
14. After reading an instruction whose size is **16 bits**, the **instruction pointer** is incremented by \_\_\_\_\_.
15. The CPU is divided into two main units called \_\_\_\_\_ and \_\_\_\_\_.
16. Two of the reasons for why it is important to program in Assembly Language are \_\_\_\_\_  
\_\_\_\_\_  
and  
\_\_\_\_\_  
\_\_\_\_\_.
17. The **Cache memory** is faster than \_\_\_\_\_ and slower than \_\_\_\_\_.
18. The program that translates assembly language into machine language is called \_\_\_\_\_.