## COMPUTER ENGINEERING DEPARTMENT

# **COE 205**

#### COMPUTER ORGANIZATION & ASSEMBLY PROGRAMMING

### Major Exam I

First Semester (091)

Time: 8:00-10:00 PM

Student Nam	e : _KEY			
Student ID.	:			

Question	Max Points	Score
Q1	76	
Q2	12	
Q3	12	
Total	100	

Dr. Aiman El-Maleh

#### (Q1) Fill the blank in each of the following:

- (1) Assembly language is <u>a programming language that uses symbolic names to</u> represent operations, registers and memory locations.
- (2) In an assembly instruction, the <u>opcode</u> specifies the particular operation to be performed.
- (3) One of the main advantages of programming in <u>high level language</u> is that programs are portable.
- (4) One of the main advantages of programming in <u>assembly language</u> is having smaller code size and faster execution.
- (5) Development of a business application for multiple platforms is better done using <u>high level</u> language.
- (6) The <u>linker</u> combines program's object file with other object files and libraries, and produces a single executable program.
- (7) The instruction set architecture of a processor is composed of <u>the instruction set</u>, programmer-accessible registers, and memory.
- (8) With the Pentium IV processor having a 36 bit address bus and a 64 bit data bus, the physical address space is  $2^{36}$ =64 G bytes.
- (9) The processor is interfaced with memory and input/output devices using <u>data bus</u>, <u>address bus and control bus</u>.
- (10) The processor is composed of data path unit and control unit.

(11) Given a processor with 2 GHz clock frequency and a program executing in 1 billion clock cycles, the execution time of the program is $(1/2x10^9)*10^9=0.5$ sec.
(12) <u>Cache memory</u> is useful in reducing the memory access time, i.e. the time needed for reading instructions and data from memory (DRAM).
(13) Given a magnetic disk with the following properties: Rotation Speed = 6000 RPM (rotations per minute), Average Seek = 5 ms, Sector = 512 bytes, Track = 200 sectors. The average time to access a block of 100 consecutive sectors is Average access time= Seek Time + Rotation Latency + Transfer Time Rotations per second=6000/60 = 100 RPS Rotation time in milliseconds=1000/100=10 ms  Time to transfer 100 sectors=(100/200)* 10=5 ms  Average access time=5 + 5 + 5 = 15 ms.
(14) The integer number -1500 is represented in hexadecimal using 16-bit 2's complement representation as <u>FA24</u> .
(15) Assuming 16-bit 2's complement representation, the hexadecimal number FE10 represents the decimal number <u>-496</u> .
(16) Assuming 8-bit 2's complement representation, the largest number that can be stored is <u>+127</u> in decimal and <u>7F</u> in hexadecimal and the smallest number that can be stored is <u>-128</u> in decimal and <u>80</u> in hexadecimal.
(17) Given that the number F6 is represented using 8-bit 2's complement representation, the equivalent number represented using 16-bit 2's complement

representation is <u>FFF6</u>.

(18) Given that register AL=E5 stores an ASCII character, then the stored character is <u>e</u> and the used parity is <u>odd</u> . Note that 'A'=41h and 'a'=61h.
(19) The Pentium-IV processor contains the segment registers <u>CS, SS, DS, ES, FS, GS</u> .
(20) The EIP register holds the next instruction to be fetched from memory.
(21) After an instruction is fetched from memory, the EIP register is incremented by the size of the fetched instruction.
(22) During the execution phase of an instruction, the following tasks are performed: <u>instruction decoding</u> , <u>operand fetch</u> , <u>executing the instruction</u> , <u>writing back the result.</u>
(23) Given a 10-stage pipeline where each stage executes in one clock cycle, executing 100 instructions without any pipeline stalls will require 109 cycles.
(24) A superscalar processor has <u>multiple execution pipelines</u> .
(25) In real addressing mode, assume that the code segment occupies the address range from 0A6F0 to 0E007. Then, the code segment number is <u>0A6F</u> , the size of the code segment is <u>3918h=14616</u> bytes and the next available free segment is <u>0E01</u> .

- (26) Assume that DS=1234, CS=5678, ES=9ABC, SS=DEF0, IP=01F4, BX=E678, and SP=2314. Based on 16-bit real-mode addressing, the linear address of the next instruction to be fetched from memory is 56780+01F4=56974.
- (27) Assume that DS=1234, CS=5678, ES=9ABC, SS=DEF0, IP=01F4, BX=E678, and SP=2314. Given that offset of variable I is 001F, based on 16-bit real addressing mode, the linear address of the source operand in the instruction MOV AX, I is 12340+001F=1235F.
- (28) In protected mode, the segment unit <u>translates logical address to linear address</u> while the paging unit translates linear address to physical address.
- (29) In protected mode, the segment descriptor table stores the following information for each segment <u>base address</u>, <u>segment limit</u>, <u>access rights</u>.
- (30) The assembler allocates  $\underline{10*(10+2)+1=121}$  bytes for the variable *String* defined below:

String Byte 10 dup(10 dup(0), 10, 13),0

(31) The content of register EAX after executing the following code segment is 00000017.

I=10 MOV EAX, I I=I+3 ADD EAX, I (32) Assuming the following data segment, and assuming that variable X is given the linear address 00404000h, then the linear address for variables Y and Z will be 00404004h and 0040400Ch.

```
.DATA

X BYTE 1, 2, 3

ALIGN 2

Y WORD 4, 5, 6

ALIGN 4

Z DWORD 7, 8, 9
```

(33) Assuming the following data segment, and assuming that variable X is given the linear address 00404000h, then the content of register EAX after executing the instruction MOV AX, Y-8 is <u>0001</u>.

```
.DATA

X BYTE "MAJOR EXAM I"
DWORD 1, 2

Y WORD 3, 4
```

(34) Assuming the following data segment, and assuming that variable X is given the linear address 00404000h, after executing the code given below, the content of register EAX= $\underline{2}$  and EBX= $\underline{00404004h}$ .

```
.DATA

X WORD 1, 2

Y DWORD 3, 4

.CODE

MOV EAX, TYPE X

MOV EBX, OFFSET Y
```

(35) After executing the code given below, the content of registers EAX and EBX will be  $\underline{2}$  and  $\underline{4}$ .

```
.DATA
ARRAY WORD 1, 2
WORD 3, 4
WORD 5, 6
.CODE
MOV EAX, LENGTHOF ARRAY
MOV EBX, SIZEOF ARRAY
```

00040003.

	.DATA ARRAY WORD 1, 2, 3, 4, 5, 6, 7, 8 .CODE MOV EAX, DWORD PTR ARRAY+4
(37)	Assuming variable ARRAY is defined as shown below:  ARRAY DWORD 1, 2, 3, 4, 5, 6, 7, 8
	The content of register AX after executing the instruction MOV AX, WORD PTR ARRAY+1 will be <u>0000</u> .
(38) pro	Assume that AX=AB4D. Executing the instruction MOVSX EAX, AX oduces the result EAX= <u>FFFFAB4D</u> .
	Assume that AX=EABF and BX=FF6F. Executing the instruction $ADD$ $AX$ , produces the following results: $AX=\underline{EA2E}$ , overflow $flag=\underline{0}$ , $sign\ flag=\underline{1}$ , zero $g=\underline{0}$ , carry $flag=\underline{1}$ , auxiliary $flag=\underline{1}$ and parity $flag=\underline{1}$ .
	Assume that AX= EABF and BX= FF6F. Executing the instruction $SUB AX$ , produces the following results: $AX = \underline{EB50}$ , overflow $flag = \underline{0}$ , sign $flag = \underline{1}$ , zero $g = 0$ , carry $flag = \underline{1}$ , auxiliary $flag = \underline{0}$ and parity $flag = \underline{1}$ .

(36) After executing the code given below, the content of register EAX will be

[12 Points]

(Q2) Consider a program that has the following data segment assuming a flat memory model:

$\boldsymbol{X}$	EQU	1
Y	EQU	AH
Z	BYTE	1, 2
W	WORD	X-2, X+2

Indicate whether the following are valid  $\underline{\textbf{IA-32}}$  instructions or not.  $\underline{\textbf{If invalid, give the}}$  reason:

1. MOV AL, Z+2

**Valid**. (memory to register of the same size)

2. MOV Z, Y

Valid. (register to memory of the same size)

3. MOV DS, ES

Invalid. Segment register cannot be moved directly to another segment register.

4. MOV ES, X+1

**Invalid**. Immediate value cannot be moved directly to a segment register.

5. MOV W, OFFSET Z

**Invalid**. Size mismatch as offset is 32-bits while W is 16-bits.

6. MOVSX W, AL

**Invalid**. The destination in MOVSX must be a register.

7. MOV W, Word PTR Z

**Invalid**. Memory to memory is not allowed.

8. ADD DS, AX

**Invalid**. Segment registers cannot be operands for the ADD instruction.

(Q3) Suppose that the following directives are declared in the data segment with a starting linear address of 00404000. Show the linear addresses of allocated memory and their corresponding content in hexadecimal. Note that the ASCII code for character 'a' is 61h and that of character 'A' is 41h. The ASCII code of character '0' is 30h.

I	BYTE	"EXAM I",0
	WORD	15, -15
J	DWORD	100, -100
K	EQU	1Fh
L	BYTE	K+1
	BYTE	2, 3 dup(-2)

Variable	Linear Address (Hex.)	Content (Hex.)
I	00404000	'E'
	00404001	'X'
	00404002	'A'
	00404003	'M'
	00404004	٠.
	00404005	'I'
	00404006	0
	00404007	0F
	00404008	00
	00404009	F1
	0040400A	FF
J	0040400B	64
	0040400C	00
	0040400D	00
	0040400E	00
	0040400F	9C
	00404010	FF
	00404011	FF
	00404012	FF
L	00404013	20
	00404014	02
	00404015	FE
	00404016	FE
	00404017	FE